2948 commits

Author	SHA1	Message	Date
Gabe Black	52defeb4e7	X86: Implement the xadd instruction.	2009-01-25 20:33:27 -08:00
Gabe Black	3c5988b86c	X86: Implement the bswap instruction.	2009-01-25 20:32:43 -08:00
Gabe Black	919c3e7fb6	Dev: Make the RTC device ignore writes to a read only bit.	2009-01-25 20:32:26 -08:00
Gabe Black	0449fb2b7a	X86: Fix a bug in the iret microcode.	2009-01-25 20:31:17 -08:00
Gabe Black	389fbfdab1	X86: Make the interrupt object wake up the CPU when something becomes pending.	2009-01-25 20:30:51 -08:00
Gabe Black	d9794784ba	CPU: Add a setCPU function to the interrupt objects.	2009-01-25 20:29:03 -08:00
Gabe Black	3f9e2350a1	Devices: Make the destructor virtual on the CopyEnginChannel object. ... This fixes a compile warning which becomes an error.	2009-01-25 20:26:53 -08:00
Nathan Binkert	64ed39f61b	pseudo inst: Add new wake cpu instruction for sending a message to wake a cpu. ... It's instantaneous and so it's somewhat bogus, but it's a first step.	2009-01-24 07:27:22 -08:00
Nathan Binkert	f0fb3ac060	cpu: provide a wakeup mechanism that can be used to pull CPUs out of sleep. ... Make interrupts use the new wakeup method, and pull all of the interrupt stuff into the cpu base class so that only the wakeup code needs to be updated. I tried to make wakeup, wakeCPU, and the various other mechanisms for waking and sleeping a little more sane, but I couldn't understand why the statistics were changing the way they were. Maybe we'll try again some day.	2009-01-24 07:27:21 -08:00
Ali Saidi	56d5212ba7	Trace: Add DPRINTFS macro that takes parameter to call name() for trace printing.	2009-01-23 17:19:48 -05:00
Ali Saidi	37ffe52ca4	IGbE: Fix two e1000 driver bugs that I missed before.	2009-01-23 17:19:47 -05:00
Nathan Binkert	10fc45da27	o3cpu: give a name to the activity recorder for better tracing	2009-01-21 14:56:18 -08:00
Nathan Binkert	dbac448b08	thread_context: move getSystemPtr so SE mode can get to it. ... There was really no reason that it should be FS only.	2009-01-19 20:36:49 -08:00
Nathan Binkert	81b8c0c79a	python: add fatal() function to the m5 package and use it	2009-01-19 14:43:09 -08:00
Nathan Binkert	da14789c32	python: Try to isolate the stuff that's in the m5.internal package a bit more.	2009-01-19 09:59:15 -08:00
Nathan Binkert	c9d3113015	tracing: Add help strings for some of the trace flags	2009-01-19 09:59:14 -08:00
Nathan Binkert	0876c822dd	tracing: panic() if people try to use tracing, but TRACING_ON is not set. ... Also clean things up so that help strings can more easily be added. Move the help function into trace.py	2009-01-19 09:59:13 -08:00
Nathan Binkert	f15f252d4e	python: Rework how things are imported	2009-01-19 09:59:13 -08:00
Nathan Binkert	51d780fa4d	scons: Don't add all objects to the library twice	2009-01-19 09:03:41 -08:00
Ali Saidi	b4227bd7f6	Fix issue 326: glibc non-deterministic because it reads /proc	2009-01-17 18:56:46 -05:00
Ali Saidi	140b4b891e	CopyEngine: Implement a I/OAT-like copy engine.	2009-01-17 18:55:09 -05:00
Nathan Binkert	8153790d00	SCons: centralize the Dir() workaround for newer versions of scons. ... Scons bug id: 2006 M5 Bug id: 308	2009-01-13 14:17:50 -08:00
Richard Strong	81180a3bf0	This fix addresses an ill formed if statement that fails ... to compile. The fix was the simple addition of another set of parenthesis to ensure the correct condition resolution.	2009-01-11 22:45:03 -08:00
Steve Reinhardt	c370a9cb98	FastAlloc: track allocation tick in debug mode, ... minor enhancements to debug output	2009-01-08 14:13:33 -08:00
Gabe Black	b23633ad1b	X86: Hook in the M5 pseudo insts.	2009-01-06 23:55:46 -08:00
Gabe Black	115b1a7ed3	X86: Autogenerate macroop generateDisassemble function.	2009-01-06 22:55:27 -08:00
Gabe Black	8cab1805f9	X86: Move the function that prints memory args into the inst base class.	2009-01-06 22:46:28 -08:00
Gabe Black	9e24d8c599	X86: Move the macroop class out of the isa description into C++.	2009-01-06 22:44:59 -08:00
Gabe Black	7b7a72158a	X86: Change indentation on microop disassembly.	2009-01-06 22:40:41 -08:00
Gabe Black	b0ab5c894d	Tracing: Make tracing aware of macro and micro ops.	2009-01-06 22:34:18 -08:00
Ali Saidi	2adc60795b	IGbE: Implement header splitting with large MTU	2009-01-06 10:36:57 -05:00
Ali Saidi	11ac0c7acf	INET: Add functions to header types to get offset in packet and start of payload; add function to split packet at last known header	2009-01-06 10:36:56 -05:00
Ali Saidi	9f89d43b65	IGbE: Remove is8257 variable	2009-01-06 10:36:55 -05:00
Steve Reinhardt	1704ba2273	Make Alpha pseudo-insts available from SE mode.	2008-12-17 09:51:18 -08:00
Gabe Black	02cd18f536	SPARC: Truncate syscall args and return values appropriately.	2008-12-16 23:06:37 -08:00
Gabe Black	f0d1a20971	PCI: Add some missing breaks to a couple case statements.	2008-12-15 00:47:01 -08:00
Author Name	13f7fdcf67	The ide_ctrl serialize and unserialize were broken. ... Multiple channels were saving their state under the same name. This patch separates the saved state of the primary and secondary channel.	2008-12-14 23:29:49 -08:00
Richard Strong	dae531c049	IDE: Fix serialization for the IDE controller.	2008-12-09 10:34:08 -08:00
Nathan Binkert	d0c0c25ebc	eventq: Add some debugging code to the eventq.	2008-12-08 07:17:48 -08:00
Nathan Binkert	19273164da	output: Change default output directory and files and update tests. ... --HG-- rename : tests/long/00.gzip/ref/alpha/tru64/o3-timing/stderr => tests/long/00.gzip/ref/alpha/tru64/o3-timing/simerr rename : tests/long/00.gzip/ref/alpha/tru64/o3-timing/stdout => tests/long/00.gzip/ref/alpha/tru64/o3-timing/simout rename : tests/long/00.gzip/ref/alpha/tru64/o3-timing/m5stats.txt => tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt rename : tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stderr => tests/long/00.gzip/ref/alpha/tru64/simple-atomic/simerr rename : tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stdout => tests/long/00.gzip/ref/alpha/tru64/simple-atomic/simout rename : tests/long/00.gzip/ref/alpha/tru64/simple-atomic/m5stats.txt => tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stats.txt rename : tests/long/00.gzip/ref/alpha/tru64/simple-timing/stderr => tests/long/00.gzip/ref/alpha/tru64/simple-timing/simerr rename : tests/long/00.gzip/ref/alpha/tru64/simple-timing/stdout => tests/long/00.gzip/ref/alpha/tru64/simple-timing/simout rename : tests/long/00.gzip/ref/alpha/tru64/simple-timing/m5stats.txt => tests/long/00.gzip/ref/alpha/tru64/simple-timing/stats.txt rename : tests/long/00.gzip/ref/sparc/linux/o3-timing/stderr => tests/long/00.gzip/ref/sparc/linux/o3-timing/simerr rename : tests/long/00.gzip/ref/sparc/linux/o3-timing/stdout => tests/long/00.gzip/ref/sparc/linux/o3-timing/simout rename : tests/long/00.gzip/ref/sparc/linux/o3-timing/m5stats.txt => tests/long/00.gzip/ref/sparc/linux/o3-timing/stats.txt rename : tests/long/00.gzip/ref/sparc/linux/simple-atomic/stderr => tests/long/00.gzip/ref/sparc/linux/simple-atomic/simerr rename : tests/long/00.gzip/ref/sparc/linux/simple-atomic/stdout => tests/long/00.gzip/ref/sparc/linux/simple-atomic/simout rename : tests/long/00.gzip/ref/sparc/linux/simple-atomic/m5stats.txt => tests/long/00.gzip/ref/sparc/linux/simple-atomic/stats.txt rename : tests/long/00.gzip/ref/sparc/linux/simple-timing/stderr => tests/long/00.gzip/ref/sparc/linux/simple-timing/simerr rename : tests/long/00.gzip/ref/sparc/linux/simple-timing/stdout => tests/long/00.gzip/ref/sparc/linux/simple-timing/simout rename : tests/long/00.gzip/ref/sparc/linux/simple-timing/m5stats.txt => tests/long/00.gzip/ref/sparc/linux/simple-timing/stats.txt rename : tests/long/00.gzip/ref/x86/linux/simple-atomic/stderr => tests/long/00.gzip/ref/x86/linux/simple-atomic/simerr rename : tests/long/00.gzip/ref/x86/linux/simple-atomic/stdout => tests/long/00.gzip/ref/x86/linux/simple-atomic/simout rename : tests/long/00.gzip/ref/x86/linux/simple-atomic/m5stats.txt => tests/long/00.gzip/ref/x86/linux/simple-atomic/stats.txt rename : tests/long/00.gzip/ref/x86/linux/simple-timing/stderr => tests/long/00.gzip/ref/x86/linux/simple-timing/simerr rename : tests/long/00.gzip/ref/x86/linux/simple-timing/stdout => tests/long/00.gzip/ref/x86/linux/simple-timing/simout rename : tests/long/00.gzip/ref/x86/linux/simple-timing/m5stats.txt => tests/long/00.gzip/ref/x86/linux/simple-timing/stats.txt rename : tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stderr => tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/simerr rename : tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stdout => tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/simout rename : tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/m5stats.txt => tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt rename : tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stderr => tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/simerr rename : tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stdout => tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/simout rename : tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/m5stats.txt => tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt rename : tests/long/10.mcf/ref/sparc/linux/simple-atomic/stderr => tests/long/10.mcf/ref/sparc/linux/simple-atomic/simerr rename : tests/long/10.mcf/ref/sparc/linux/simple-atomic/stdout => tests/long/10.mcf/ref/sparc/linux/simple-atomic/simout rename : tests/long/10.mcf/ref/sparc/linux/simple-atomic/m5stats.txt => tests/long/10.mcf/ref/sparc/linux/simple-atomic/stats.txt rename : tests/long/10.mcf/ref/sparc/linux/simple-timing/stderr => tests/long/10.mcf/ref/sparc/linux/simple-timing/simerr rename : tests/long/10.mcf/ref/sparc/linux/simple-timing/stdout => tests/long/10.mcf/ref/sparc/linux/simple-timing/simout rename : tests/long/10.mcf/ref/sparc/linux/simple-timing/m5stats.txt => tests/long/10.mcf/ref/sparc/linux/simple-timing/stats.txt rename : tests/long/10.mcf/ref/x86/linux/simple-atomic/stderr => tests/long/10.mcf/ref/x86/linux/simple-atomic/simerr rename : tests/long/10.mcf/ref/x86/linux/simple-atomic/stdout => tests/long/10.mcf/ref/x86/linux/simple-atomic/simout rename : tests/long/10.mcf/ref/x86/linux/simple-atomic/m5stats.txt => tests/long/10.mcf/ref/x86/linux/simple-atomic/stats.txt rename : tests/long/10.mcf/ref/x86/linux/simple-timing/stderr => tests/long/10.mcf/ref/x86/linux/simple-timing/simerr rename : tests/long/10.mcf/ref/x86/linux/simple-timing/stdout => tests/long/10.mcf/ref/x86/linux/simple-timing/simout rename : tests/long/10.mcf/ref/x86/linux/simple-timing/m5stats.txt => tests/long/10.mcf/ref/x86/linux/simple-timing/stats.txt rename : tests/long/20.parser/ref/x86/linux/simple-atomic/stderr => tests/long/20.parser/ref/x86/linux/simple-atomic/simerr rename : tests/long/20.parser/ref/x86/linux/simple-atomic/stdout => tests/long/20.parser/ref/x86/linux/simple-atomic/simout rename : tests/long/20.parser/ref/x86/linux/simple-atomic/m5stats.txt => tests/long/20.parser/ref/x86/linux/simple-atomic/stats.txt rename : tests/long/20.parser/ref/x86/linux/simple-timing/stderr => tests/long/20.parser/ref/x86/linux/simple-timing/simerr rename : tests/long/20.parser/ref/x86/linux/simple-timing/stdout => tests/long/20.parser/ref/x86/linux/simple-timing/simout rename : tests/long/20.parser/ref/x86/linux/simple-timing/m5stats.txt => tests/long/20.parser/ref/x86/linux/simple-timing/stats.txt rename : tests/long/30.eon/ref/alpha/tru64/o3-timing/stderr => tests/long/30.eon/ref/alpha/tru64/o3-timing/simerr rename : tests/long/30.eon/ref/alpha/tru64/o3-timing/stdout => tests/long/30.eon/ref/alpha/tru64/o3-timing/simout rename : tests/long/30.eon/ref/alpha/tru64/o3-timing/m5stats.txt => tests/long/30.eon/ref/alpha/tru64/o3-timing/stats.txt rename : tests/long/30.eon/ref/alpha/tru64/simple-atomic/stderr => tests/long/30.eon/ref/alpha/tru64/simple-atomic/simerr rename : tests/long/30.eon/ref/alpha/tru64/simple-atomic/stdout => tests/long/30.eon/ref/alpha/tru64/simple-atomic/simout rename : tests/long/30.eon/ref/alpha/tru64/simple-atomic/m5stats.txt => tests/long/30.eon/ref/alpha/tru64/simple-atomic/stats.txt rename : tests/long/30.eon/ref/alpha/tru64/simple-timing/stderr => tests/long/30.eon/ref/alpha/tru64/simple-timing/simerr rename : tests/long/30.eon/ref/alpha/tru64/simple-timing/stdout => tests/long/30.eon/ref/alpha/tru64/simple-timing/simout rename : tests/long/30.eon/ref/alpha/tru64/simple-timing/m5stats.txt => tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt rename : tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stderr => tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/simerr rename : tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stdout => tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/simout rename : tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/m5stats.txt => tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt rename : tests/long/40.perlbmk/ref/alpha/tru64/simple-atomic/stderr => tests/long/40.perlbmk/ref/alpha/tru64/simple-atomic/simerr rename : tests/long/40.perlbmk/ref/alpha/tru64/simple-atomic/stdout => tests/long/40.perlbmk/ref/alpha/tru64/simple-atomic/simout rename : tests/long/40.perlbmk/ref/alpha/tru64/simple-atomic/m5stats.txt => tests/long/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt rename : tests/long/40.perlbmk/ref/alpha/tru64/simple-timing/stderr => tests/long/40.perlbmk/ref/alpha/tru64/simple-timing/simerr rename : tests/long/40.perlbmk/ref/alpha/tru64/simple-timing/stdout => tests/long/40.perlbmk/ref/alpha/tru64/simple-timing/simout rename : tests/long/40.perlbmk/ref/alpha/tru64/simple-timing/m5stats.txt => tests/long/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt rename : tests/long/50.vortex/ref/alpha/tru64/o3-timing/stderr => tests/long/50.vortex/ref/alpha/tru64/o3-timing/simerr rename : tests/long/50.vortex/ref/alpha/tru64/o3-timing/stdout => tests/long/50.vortex/ref/alpha/tru64/o3-timing/simout rename : tests/long/50.vortex/ref/alpha/tru64/o3-timing/m5stats.txt => tests/long/50.vortex/ref/alpha/tru64/o3-timing/stats.txt rename : tests/long/50.vortex/ref/alpha/tru64/simple-atomic/stderr => tests/long/50.vortex/ref/alpha/tru64/simple-atomic/simerr rename : tests/long/50.vortex/ref/alpha/tru64/simple-atomic/stdout => tests/long/50.vortex/ref/alpha/tru64/simple-atomic/simout rename : tests/long/50.vortex/ref/alpha/tru64/simple-atomic/m5stats.txt => tests/long/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt rename : tests/long/50.vortex/ref/alpha/tru64/simple-timing/stderr => tests/long/50.vortex/ref/alpha/tru64/simple-timing/simerr rename : tests/long/50.vortex/ref/alpha/tru64/simple-timing/stdout => tests/long/50.vortex/ref/alpha/tru64/simple-timing/simout rename : tests/long/50.vortex/ref/alpha/tru64/simple-timing/m5stats.txt => tests/long/50.vortex/ref/alpha/tru64/simple-timing/stats.txt rename : tests/long/50.vortex/ref/sparc/linux/simple-atomic/stderr => tests/long/50.vortex/ref/sparc/linux/simple-atomic/simerr rename : tests/long/50.vortex/ref/sparc/linux/simple-atomic/stdout => tests/long/50.vortex/ref/sparc/linux/simple-atomic/simout rename : tests/long/50.vortex/ref/sparc/linux/simple-atomic/m5stats.txt => tests/long/50.vortex/ref/sparc/linux/simple-atomic/stats.txt rename : tests/long/50.vortex/ref/sparc/linux/simple-timing/stderr => tests/long/50.vortex/ref/sparc/linux/simple-timing/simerr rename : tests/long/50.vortex/ref/sparc/linux/simple-timing/stdout => tests/long/50.vortex/ref/sparc/linux/simple-timing/simout rename : tests/long/50.vortex/ref/sparc/linux/simple-timing/m5stats.txt => tests/long/50.vortex/ref/sparc/linux/simple-timing/stats.txt rename : tests/long/60.bzip2/ref/alpha/tru64/o3-timing/stderr => tests/long/60.bzip2/ref/alpha/tru64/o3-timing/simerr rename : tests/long/60.bzip2/ref/alpha/tru64/o3-timing/stdout => tests/long/60.bzip2/ref/alpha/tru64/o3-timing/simout rename : tests/long/60.bzip2/ref/alpha/tru64/o3-timing/m5stats.txt => tests/long/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt rename : tests/long/60.bzip2/ref/alpha/tru64/simple-atomic/stderr => tests/long/60.bzip2/ref/alpha/tru64/simple-atomic/simerr rename : tests/long/60.bzip2/ref/alpha/tru64/simple-atomic/stdout => tests/long/60.bzip2/ref/alpha/tru64/simple-atomic/simout rename : tests/long/60.bzip2/ref/alpha/tru64/simple-atomic/m5stats.txt => tests/long/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt rename : tests/long/60.bzip2/ref/alpha/tru64/simple-timing/stderr => tests/long/60.bzip2/ref/alpha/tru64/simple-timing/simerr rename : tests/long/60.bzip2/ref/alpha/tru64/simple-timing/stdout => tests/long/60.bzip2/ref/alpha/tru64/simple-timing/simout rename : tests/long/60.bzip2/ref/alpha/tru64/simple-timing/m5stats.txt => tests/long/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt rename : tests/long/60.bzip2/ref/x86/linux/simple-atomic/stderr => tests/long/60.bzip2/ref/x86/linux/simple-atomic/simerr rename : tests/long/60.bzip2/ref/x86/linux/simple-atomic/stdout => tests/long/60.bzip2/ref/x86/linux/simple-atomic/simout rename : tests/long/60.bzip2/ref/x86/linux/simple-atomic/m5stats.txt => tests/long/60.bzip2/ref/x86/linux/simple-atomic/stats.txt rename : tests/long/60.bzip2/ref/x86/linux/simple-timing/stderr => tests/long/60.bzip2/ref/x86/linux/simple-timing/simerr rename : tests/long/60.bzip2/ref/x86/linux/simple-timing/stdout => tests/long/60.bzip2/ref/x86/linux/simple-timing/simout rename : tests/long/60.bzip2/ref/x86/linux/simple-timing/m5stats.txt => tests/long/60.bzip2/ref/x86/linux/simple-timing/stats.txt rename : tests/long/70.twolf/ref/alpha/tru64/o3-timing/stderr => tests/long/70.twolf/ref/alpha/tru64/o3-timing/simerr rename : tests/long/70.twolf/ref/alpha/tru64/o3-timing/stdout => tests/long/70.twolf/ref/alpha/tru64/o3-timing/simout rename : tests/long/70.twolf/ref/alpha/tru64/o3-timing/m5stats.txt => tests/long/70.twolf/ref/alpha/tru64/o3-timing/stats.txt rename : tests/long/70.twolf/ref/alpha/tru64/simple-atomic/stderr => tests/long/70.twolf/ref/alpha/tru64/simple-atomic/simerr rename : tests/long/70.twolf/ref/alpha/tru64/simple-atomic/stdout => tests/long/70.twolf/ref/alpha/tru64/simple-atomic/simout rename : tests/long/70.twolf/ref/alpha/tru64/simple-atomic/m5stats.txt => tests/long/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt rename : tests/long/70.twolf/ref/alpha/tru64/simple-timing/stderr => tests/long/70.twolf/ref/alpha/tru64/simple-timing/simerr rename : tests/long/70.twolf/ref/alpha/tru64/simple-timing/stdout => tests/long/70.twolf/ref/alpha/tru64/simple-timing/simout rename : tests/long/70.twolf/ref/alpha/tru64/simple-timing/m5stats.txt => tests/long/70.twolf/ref/alpha/tru64/simple-timing/stats.txt rename : tests/long/70.twolf/ref/sparc/linux/simple-atomic/stderr => tests/long/70.twolf/ref/sparc/linux/simple-atomic/simerr rename : tests/long/70.twolf/ref/sparc/linux/simple-atomic/stdout => tests/long/70.twolf/ref/sparc/linux/simple-atomic/simout rename : tests/long/70.twolf/ref/sparc/linux/simple-atomic/m5stats.txt => tests/long/70.twolf/ref/sparc/linux/simple-atomic/stats.txt rename : tests/long/70.twolf/ref/sparc/linux/simple-timing/stderr => tests/long/70.twolf/ref/sparc/linux/simple-timing/simerr rename : tests/long/70.twolf/ref/sparc/linux/simple-timing/stdout => tests/long/70.twolf/ref/sparc/linux/simple-timing/simout rename : tests/long/70.twolf/ref/sparc/linux/simple-timing/m5stats.txt => tests/long/70.twolf/ref/sparc/linux/simple-timing/stats.txt rename : tests/long/70.twolf/ref/x86/linux/simple-atomic/stderr => tests/long/70.twolf/ref/x86/linux/simple-atomic/simerr rename : tests/long/70.twolf/ref/x86/linux/simple-atomic/stdout => tests/long/70.twolf/ref/x86/linux/simple-atomic/simout rename : tests/long/70.twolf/ref/x86/linux/simple-atomic/m5stats.txt => tests/long/70.twolf/ref/x86/linux/simple-atomic/stats.txt rename : tests/long/70.twolf/ref/x86/linux/simple-timing/stderr => tests/long/70.twolf/ref/x86/linux/simple-timing/simerr rename : tests/long/70.twolf/ref/x86/linux/simple-timing/stdout => tests/long/70.twolf/ref/x86/linux/simple-timing/simout rename : tests/long/70.twolf/ref/x86/linux/simple-timing/m5stats.txt => tests/long/70.twolf/ref/x86/linux/simple-timing/stats.txt rename : tests/long/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stderr => tests/long/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simerr rename : tests/long/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stdout => tests/long/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simout rename : tests/long/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/m5stats.txt => tests/long/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt rename : tests/quick/00.hello/ref/alpha/linux/o3-timing/stderr => tests/quick/00.hello/ref/alpha/linux/o3-timing/simerr rename : tests/quick/00.hello/ref/alpha/linux/o3-timing/stdout => tests/quick/00.hello/ref/alpha/linux/o3-timing/simout rename : tests/quick/00.hello/ref/alpha/linux/o3-timing/m5stats.txt => tests/quick/00.hello/ref/alpha/linux/o3-timing/stats.txt rename : tests/quick/00.hello/ref/alpha/linux/simple-atomic/stderr => tests/quick/00.hello/ref/alpha/linux/simple-atomic/simerr rename : tests/quick/00.hello/ref/alpha/linux/simple-atomic/stdout => tests/quick/00.hello/ref/alpha/linux/simple-atomic/simout rename : tests/quick/00.hello/ref/alpha/linux/simple-atomic/m5stats.txt => tests/quick/00.hello/ref/alpha/linux/simple-atomic/stats.txt rename : tests/quick/00.hello/ref/alpha/linux/simple-timing/stderr => tests/quick/00.hello/ref/alpha/linux/simple-timing/simerr rename : tests/quick/00.hello/ref/alpha/linux/simple-timing/stdout => tests/quick/00.hello/ref/alpha/linux/simple-timing/simout rename : tests/quick/00.hello/ref/alpha/linux/simple-timing/m5stats.txt => tests/quick/00.hello/ref/alpha/linux/simple-timing/stats.txt rename : tests/quick/00.hello/ref/alpha/tru64/o3-timing/stderr => tests/quick/00.hello/ref/alpha/tru64/o3-timing/simerr rename : tests/quick/00.hello/ref/alpha/tru64/o3-timing/stdout => tests/quick/00.hello/ref/alpha/tru64/o3-timing/simout rename : tests/quick/00.hello/ref/alpha/tru64/o3-timing/m5stats.txt => tests/quick/00.hello/ref/alpha/tru64/o3-timing/stats.txt rename : tests/quick/00.hello/ref/alpha/tru64/simple-atomic/stderr => tests/quick/00.hello/ref/alpha/tru64/simple-atomic/simerr rename : tests/quick/00.hello/ref/alpha/tru64/simple-atomic/stdout => tests/quick/00.hello/ref/alpha/tru64/simple-atomic/simout rename : tests/quick/00.hello/ref/alpha/tru64/simple-atomic/m5stats.txt => tests/quick/00.hello/ref/alpha/tru64/simple-atomic/stats.txt rename : tests/quick/00.hello/ref/alpha/tru64/simple-timing/stderr => tests/quick/00.hello/ref/alpha/tru64/simple-timing/simerr rename : tests/quick/00.hello/ref/alpha/tru64/simple-timing/stdout => tests/quick/00.hello/ref/alpha/tru64/simple-timing/simout rename : tests/quick/00.hello/ref/alpha/tru64/simple-timing/m5stats.txt => tests/quick/00.hello/ref/alpha/tru64/simple-timing/stats.txt rename : tests/quick/00.hello/ref/mips/linux/simple-atomic/stderr => tests/quick/00.hello/ref/mips/linux/simple-atomic/simerr rename : tests/quick/00.hello/ref/mips/linux/simple-atomic/stdout => tests/quick/00.hello/ref/mips/linux/simple-atomic/simout rename : tests/quick/00.hello/ref/mips/linux/simple-atomic/m5stats.txt => tests/quick/00.hello/ref/mips/linux/simple-atomic/stats.txt rename : tests/quick/00.hello/ref/mips/linux/simple-timing/stderr => tests/quick/00.hello/ref/mips/linux/simple-timing/simerr rename : tests/quick/00.hello/ref/mips/linux/simple-timing/stdout => tests/quick/00.hello/ref/mips/linux/simple-timing/simout rename : tests/quick/00.hello/ref/mips/linux/simple-timing/m5stats.txt => tests/quick/00.hello/ref/mips/linux/simple-timing/stats.txt rename : tests/quick/00.hello/ref/sparc/linux/simple-atomic/stderr => tests/quick/00.hello/ref/sparc/linux/simple-atomic/simerr rename : tests/quick/00.hello/ref/sparc/linux/simple-atomic/stdout => tests/quick/00.hello/ref/sparc/linux/simple-atomic/simout rename : tests/quick/00.hello/ref/sparc/linux/simple-atomic/m5stats.txt => tests/quick/00.hello/ref/sparc/linux/simple-atomic/stats.txt rename : tests/quick/00.hello/ref/sparc/linux/simple-timing/stderr => tests/quick/00.hello/ref/sparc/linux/simple-timing/simerr rename : tests/quick/00.hello/ref/sparc/linux/simple-timing/stdout => tests/quick/00.hello/ref/sparc/linux/simple-timing/simout rename : tests/quick/00.hello/ref/sparc/linux/simple-timing/m5stats.txt => tests/quick/00.hello/ref/sparc/linux/simple-timing/stats.txt rename : tests/quick/00.hello/ref/x86/linux/simple-atomic/stderr => tests/quick/00.hello/ref/x86/linux/simple-atomic/simerr rename : tests/quick/00.hello/ref/x86/linux/simple-atomic/stdout => tests/quick/00.hello/ref/x86/linux/simple-atomic/simout rename : tests/quick/00.hello/ref/x86/linux/simple-atomic/m5stats.txt => tests/quick/00.hello/ref/x86/linux/simple-atomic/stats.txt rename : tests/quick/00.hello/ref/x86/linux/simple-timing/stderr => tests/quick/00.hello/ref/x86/linux/simple-timing/simerr rename : tests/quick/00.hello/ref/x86/linux/simple-timing/stdout => tests/quick/00.hello/ref/x86/linux/simple-timing/simout rename : tests/quick/00.hello/ref/x86/linux/simple-timing/m5stats.txt => tests/quick/00.hello/ref/x86/linux/simple-timing/stats.txt rename : tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/stderr => tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/simerr rename : tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/stdout => tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout rename : tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/m5stats.txt => tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt rename : tests/quick/02.insttest/ref/sparc/linux/o3-timing/stderr => tests/quick/02.insttest/ref/sparc/linux/o3-timing/simerr rename : tests/quick/02.insttest/ref/sparc/linux/o3-timing/stdout => tests/quick/02.insttest/ref/sparc/linux/o3-timing/simout rename : tests/quick/02.insttest/ref/sparc/linux/o3-timing/m5stats.txt => tests/quick/02.insttest/ref/sparc/linux/o3-timing/stats.txt rename : tests/quick/02.insttest/ref/sparc/linux/simple-atomic/stderr => tests/quick/02.insttest/ref/sparc/linux/simple-atomic/simerr rename : tests/quick/02.insttest/ref/sparc/linux/simple-atomic/stdout => tests/quick/02.insttest/ref/sparc/linux/simple-atomic/simout rename : tests/quick/02.insttest/ref/sparc/linux/simple-atomic/m5stats.txt => tests/quick/02.insttest/ref/sparc/linux/simple-atomic/stats.txt rename : tests/quick/02.insttest/ref/sparc/linux/simple-timing/stderr => tests/quick/02.insttest/ref/sparc/linux/simple-timing/simerr rename : tests/quick/02.insttest/ref/sparc/linux/simple-timing/stdout => tests/quick/02.insttest/ref/sparc/linux/simple-timing/simout rename : tests/quick/02.insttest/ref/sparc/linux/simple-timing/m5stats.txt => tests/quick/02.insttest/ref/sparc/linux/simple-timing/stats.txt rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stderr => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/simerr rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/simout rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stderr => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/simerr rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/simout rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stderr => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/simerr rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/simout rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stderr => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/simerr rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/simout rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt rename : tests/quick/20.eio-short/ref/alpha/eio/detailed/stderr => tests/quick/20.eio-short/ref/alpha/eio/detailed/simerr rename : tests/quick/20.eio-short/ref/alpha/eio/detailed/stdout => tests/quick/20.eio-short/ref/alpha/eio/detailed/simout rename : tests/quick/20.eio-short/ref/alpha/eio/detailed/m5stats.txt => tests/quick/20.eio-short/ref/alpha/eio/detailed/stats.txt rename : tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/stderr => tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/simerr rename : tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/stdout => tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/simout rename : tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/m5stats.txt => tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt rename : tests/quick/20.eio-short/ref/alpha/eio/simple-timing/stderr => tests/quick/20.eio-short/ref/alpha/eio/simple-timing/simerr rename : tests/quick/20.eio-short/ref/alpha/eio/simple-timing/stdout => tests/quick/20.eio-short/ref/alpha/eio/simple-timing/simout rename : tests/quick/20.eio-short/ref/alpha/eio/simple-timing/m5stats.txt => tests/quick/20.eio-short/ref/alpha/eio/simple-timing/stats.txt rename : tests/quick/30.eio-mp/ref/alpha/eio/simple-atomic-mp/stderr => tests/quick/30.eio-mp/ref/alpha/eio/simple-atomic-mp/simerr rename : tests/quick/30.eio-mp/ref/alpha/eio/simple-atomic-mp/stdout => tests/quick/30.eio-mp/ref/alpha/eio/simple-atomic-mp/simout rename : tests/quick/30.eio-mp/ref/alpha/eio/simple-atomic-mp/m5stats.txt => tests/quick/30.eio-mp/ref/alpha/eio/simple-atomic-mp/stats.txt rename : tests/quick/30.eio-mp/ref/alpha/eio/simple-timing-mp/stderr => tests/quick/30.eio-mp/ref/alpha/eio/simple-timing-mp/simerr rename : tests/quick/30.eio-mp/ref/alpha/eio/simple-timing-mp/stdout => tests/quick/30.eio-mp/ref/alpha/eio/simple-timing-mp/simout rename : tests/quick/30.eio-mp/ref/alpha/eio/simple-timing-mp/m5stats.txt => tests/quick/30.eio-mp/ref/alpha/eio/simple-timing-mp/stats.txt rename : tests/quick/50.memtest/ref/alpha/linux/memtest/stderr => tests/quick/50.memtest/ref/alpha/linux/memtest/simerr rename : tests/quick/50.memtest/ref/alpha/linux/memtest/stdout => tests/quick/50.memtest/ref/alpha/linux/memtest/simout rename : tests/quick/50.memtest/ref/alpha/linux/memtest/m5stats.txt => tests/quick/50.memtest/ref/alpha/linux/memtest/stats.txt rename : tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/stderr => tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/simerr rename : tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/stdout => tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/simout rename : tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/m5stats.txt => tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/stats.txt	2008-12-08 07:16:40 -08:00
Gabe Black	9192b7f1ef	Devices: Clean up the IDE controller.	2008-12-07 12:59:48 -08:00
Lisa Hsu	993b7be4bb	imported patch aux-fix.patch	2008-12-07 15:07:42 -05:00
Gabe Black	e4790bcbe2	X86: Add add_entry back in.	2008-12-06 14:48:59 -08:00
Nathan Binkert	489e3e7381	eventq: use the flags data structure	2008-12-06 14:18:18 -08:00
Nathan Binkert	cbbc4501c8	eventq: move virtual function definitiions to the .cc file.	2008-12-06 14:18:18 -08:00
Nathan Binkert	a0d322be40	traceflags: Make "All" a valid trace flag.	2008-12-06 14:18:18 -08:00
Nathan Binkert	e08c6be9fe	SimObject: change naming of vectors so there are the same numbers of digits. ... i.e. we used to have Foo0, Foo1, ..., Foo10, Foo11, ..., Foo100 now we have Foo000, Foo001, ..., Foo010, Foo011, ..., Foo100	2008-12-06 14:18:18 -08:00
Nathan Binkert	e141cb7441	flags: Change naming of functions to be clearer	2008-12-06 14:18:18 -08:00
Ali Saidi	dd788a23c9	IGbE: Add support for newer 8257x based Intel NICs	2008-12-05 13:58:22 -05:00
Ali Saidi	400e516261	IGbE: Add support for TCP segment offload	2008-12-05 13:58:21 -05:00
Ali Saidi	aab595a306	INet: Allow updating on id, len, seq, and flag field for TCP segment offload	2008-12-05 13:58:21 -05:00
Lisa Hsu	854aa60fdc	Automated merge with ssh://m5sim.org//repo/m5	2008-12-05 12:11:46 -05:00
Lisa Hsu	f1430941cf	This brings M5 closer to modernity - the kernel being advertised is newer so it won't die on binaries compiled with newer glibc's, and enables use of TLS-toolchain built binaries for ALPHA_SE by putting auxiliary vectors on the stack. There are some comments in the code to help. Finally, stats changes for ALPHA are from slight perturbations to the initial stack frame, all minimal diffs.	2008-12-05 12:09:29 -05:00
Lisa Hsu	e2c7618e50	This patch pulls out the auxiliary vector struct from individual ISA ... LiveProcesses to the base LiveProcess definition so anyone can use them.	2008-12-04 18:03:35 -05:00
Nathan Binkert	74f10be526	cprintf: support a configurable width and precision ("*" in printf)	2008-12-03 04:57:54 -08:00
Steve Reinhardt	041ca19edc	Assume files w/o obvious OS are Linux (with warning) ... instead of giving a fatal error.	2008-11-20 19:08:46 -08:00
Steve Reinhardt	ce4c9a7c10	Sort trace flags before printing them.	2008-11-17 12:41:50 -08:00
Clint Smullen	3087be945d	Output: Include gzstream package to allow automatically-gzipped output ... The gzstream package provides an ostream-interface for writing gzipped files. The package comes from: http://www.cs.unc.edu/Research/compgeom/gzstream/ And is distributed under the LGPL license. Both the license and version information has been preservered, though all other files in the package have been purged. Minor modifications to the code have been made. The output module detects when a filename ends in .gz and constructs an ogzstream object instead of an ofstream object. This works for both the create(...) and find(...) commands. Additionally, since gzstream objects needs to be closed to ensure proper file termination, I have the output deconstructor deleting all ostream's that it manages on behalf of find(...). At the moment, the only output file that I know this functionality works for is stats, i.e. by specifying "--stats-file=m5stats.txt.gz" on the command line.	2008-11-15 23:42:11 -05:00
Steve Reinhardt	4514f565e3	syscalls: fix latent brk/obreak bug. ... Bogus calls to ChunkGenerator with negative size were triggering a new assertion that was added there. Also did a little renaming and cleanup in the process.	2008-11-15 09:30:10 -08:00
Steve Reinhardt	640b415688	Cache: get rid of obsolete Tag methods. ... I think readData() and writeData() were used for Erik's compression work, but that code is gone, these aren't called anymore, and they don't even really do what their names imply.	2008-11-14 14:14:35 -08:00
Nathan Binkert	5711282f87	Fix a bunch of bugs I introduced when I changed the flags stuff for packets. ... I did some of the flags and assertions wrong. Thanks to Brad Beckmann for pointing this out. I should have run the opt regressions instead of the fast. I also screwed up some of the logical functions in the Flags class.	2008-11-14 04:55:30 -08:00
Gabe Black	7a4d75bae3	CPU: Refactor read/write in the simple timing CPU.	2008-11-13 23:30:37 -08:00
Nathan Binkert	4d64d7664c	SCons: Allow top level directory of EXTRAS able to contain SConscripts. ... The current EXTRAS will fail if the top level directory pointed to by EXTRAS has a SConscript file in it. We allow this by including the directory name of the EXTRA in the build directory which prevents a clash between src/SConscript and extra/SConscript. Maintain compatibility with older uses of EXTRAS by adding a -I for each top level extra directory.	2008-11-10 11:51:18 -08:00
Nathan Binkert	eb5d9ba72b	pseudo inst: Add rpns (read processor nanoseconds) instruction. ... This instruction basically returns the number of nanoseconds that the CPU has been running.	2008-11-10 11:51:18 -08:00
Nathan Binkert	c25d966b06	Clean up the SimpleTimingPort class a little bit. ... Move the constructor into the .cc file and get rid of the typedef for SendEvent.	2008-11-10 11:51:18 -08:00
Nathan Binkert	ea70a44c9f	clean: Move some stuff from the hh file to the cc file.	2008-11-10 11:51:18 -08:00
Nathan Binkert	4e02e7c217	python: Fix the reference counting for python events placed on the eventq. ... We need to add a reference when an object is put on the C++ queue, and remove a reference when the object is removed from the queue. This was not happening before and caused a memory problem.	2008-11-10 11:51:18 -08:00
Clint Smullen	1adfe5c7f3	O3CPU: Make the instcount debugging stuff per-cpu. ... This is to prevent the assertion from firing if you have a large multicore. Also make sure that it's not compiled in when NDEBUG is defined	2008-11-10 11:51:18 -08:00
Nathan Binkert	9c49bc7b00	mem: update stuff for changes to Packet and Request	2008-11-10 11:51:17 -08:00
Nathan Binkert	3535d746ab	style: clean up the Packet stuff	2008-11-10 11:51:17 -08:00
Nathan Binkert	2dd699ed3d	flags: Provide an object for managing boolean flags for an object. ... In many cases it might be preferable to use bitset, but this object allows the user more easily manipulate groups of flags because the underlying type (e.g. uint64_t) is exposed.	2008-11-10 11:51:17 -08:00
Nathan Binkert	194f0310d3	safe_cast: add a new cast function for casts that should always succeed. ... In DEBUG mode, this does a dynamic_cast and asserts that the result is non null. Otherwise, it just does a static_cast. Again, this is only intended for cases where the cast should always succeed and what's desired is a debugging check to make sure.	2008-11-10 11:51:17 -08:00
Steve Reinhardt	27e8f3c98a	DmaDevice: fix minor type in error message.	2008-11-10 14:45:31 -08:00
Steve Reinhardt	63127cbf37	mem: Assert that requests have non-negative size. ... Would have saved me much debugging time if these had been in there previously.	2008-11-10 14:11:07 -08:00
Steve Reinhardt	42bd460d7f	Cache: Refactor packet forwarding a bit. ... Makes adding write-through operations easier.	2008-11-10 14:10:28 -08:00
Gabe Black	846cb450f9	CPU: Make unaligned accesses work in the timing simple CPU.	2008-11-09 21:56:28 -08:00
Gabe Black	8c15518f30	X86: Fix completeAcc get call.	2008-11-09 21:55:43 -08:00
Gabe Black	909380f3ee	X86: Make the timing simple CPU handle variable length instructions.	2008-11-09 21:55:01 -08:00
Nathan Binkert	44839d6b71	Fix a few more places where the context stuff wasn't changed	2008-11-05 07:20:03 -08:00
Lisa Hsu	46b56bb7b6	Fix SPARC_FS compile	2008-11-05 16:19:17 -05:00
Lisa Hsu	07969dbbf1	Right now a single thread cpu 1 could get assigned context Id != 1, depending ... on the order in which it's registered with the system. To make them match, here is a little change.	2008-11-05 15:30:49 -05:00
Lisa Hsu	c68032ddcb	decouple eviction from insertion in the cache.	2008-11-04 11:35:58 -05:00
Lisa Hsu	4ab52cb986	Change the findBlock(addr, lat) to accessBlock, which I think has better connotations for what is really happening and how it should be used.	2008-11-04 11:35:57 -05:00
Lisa Hsu	dd99ff23c6	get rid of all instances of readTid() and getThreadNum(). Unify and eliminate ... redundancies with threadId() as their replacement.	2008-11-04 11:35:42 -05:00
Lisa Hsu	d857faf073	Add in Context IDs to the simulator. From now on, cpuId is almost never used, ... the primary identifier for a hardware context should be contextId(). The concept of threads within a CPU remains, in the form of threadId() because sometimes you need to know which context within a cpu to manipulate.	2008-11-02 21:57:07 -05:00
Lisa Hsu	67fda02dda	Make it so that all thread contexts are registered with the System, even in ... SE. Process still keeps track of the tc's it owns, but registration occurs with the System, this eases the way for system-wide context Ids based on registration.	2008-11-02 21:57:06 -05:00
Lisa Hsu	c55a467a06	make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered ... across the subclasses. generally make it so that member data is _cpuId and accessor functions are cpuId(). The ID val comes from the python (default -1 if none provided), and if it is -1, the index of cpuList will be given. this has passed util/regress quick and se.py -n4 and fs.py -n4 as well as standard switch.	2008-11-02 21:56:57 -05:00
Clint Smullen	95af120e60	CPU: The API change to EventWrapper did not get propagated to the entirety of TimingSimpleCPU. ... The constructor no-longer schedules an event at construction and the implict conversion between int and bool was allowing the old code to compile without warning. Signed-off By: Ali Saidi	2008-10-27 18:18:04 -04:00
Clint Smullen	cfa32d8de7	Checkpointing: createCountedDrain function, it was only returning an Event, which does not expose a setCount method to Python. ... Signed-off By: Ali Saidi	2008-10-27 19:46:01 -04:00
Lisa Hsu	8788d703f8	s/cpu_id/cpuId in o3 (to be consistent and match style), also fix some typos in ... comments.	2008-10-23 16:49:17 -04:00
Lisa Hsu	546a6c0c1b	probe function no longer used anywhere.	2008-10-23 16:49:13 -04:00
Lisa Hsu	7a28ab2d18	remove the totally obsolete split cache	2008-10-23 16:11:28 -04:00
Nathan Binkert	9836d81c2b	style: Use the correct m5 style for things relating to interrupts.	2008-10-21 07:12:53 -07:00
Ali Saidi	b760b99f4d	O3CPU: Undo Gabe's changes to remove hwrei and simpalcheck from O3 CPU. Removing hwrei causes ... the instruction after the hwrei to be fetched before the ITB/DTB_CM register is updated in a call pal call sys and thus the translation fails because the user is attempting to access a super page address. Minimally, it seems as though some sort of fetch stall or refetch after a hwrei is required. I think this works currently because the hwrei uses the exec context interface, and the o3 stalls when that occurs. Additionally, these changes don't update the LOCK register and probably break ll/sc. Both o3 changes were removed since a great deal of manual patching would be required to only remove the hwrei change.	2008-10-20 16:22:59 -04:00
Lisa Hsu	4fac54f227	Automated merge with ssh://daystrom.m5sim.org//z/repo/m5	2008-10-19 22:50:53 -04:00
Nathan Binkert	9b8011e255	need to add packet_access.hh in order to get tempalte definition	2008-10-16 22:22:47 -07:00
Nathan Binkert	81f5da1e89	get rid of local variable that's only used in an assert so fast compiles	2008-10-16 22:22:17 -07:00
Lisa Hsu	101c2d9174	Automated merge with ssh://daystrom.m5sim.org//z/repo/m5	2008-10-16 14:16:26 -04:00
Lisa Hsu	90e40ca982	This function declaration isn't used anywhere. ... HG: user: Lisa Hsu <hsul@eecs.umich.edu> HG: branch default HG: changed src/mem/cache/cache.hh	2008-10-14 17:22:03 -04:00
Nathan Binkert	5b07448cf1	eventq: make python events actually work	2008-10-14 09:34:11 -07:00
Nathan Binkert	ff2eea1ba3	eventq: revert code for unserializing events. ... Since I never implemented a proper solution, put it back to something that at least works for now. Once I add more event queues, I'll have to really fix this though	2008-10-14 09:33:52 -07:00
Gabe Black	809f6cb6d1	CPU: Explain why some code is commented out.	2008-10-12 23:52:02 -07:00
Gabe Black	34ca72d16d	Get rid of some commented out code.	2008-10-12 23:50:22 -07:00
Gabe Black	3c4567f2a6	X86: Set the delayed commit flag in x86 microops appropriately.	2008-10-12 23:29:10 -07:00
Gabe Black	33ebd04474	X86: Make the local APIC timer event generate an interrupt.	2008-10-12 23:28:49 -07:00
Gabe Black	bdc28d793d	X86: Implement the EOI register in the local APIC.	2008-10-12 23:28:11 -07:00
Gabe Black	fd37688294	X86: Add some DPRINTFs to the local APIC.	2008-10-12 23:27:45 -07:00
Gabe Black	be6055e0f2	X86: Make auto eoi mode work in the I8259 PIC.	2008-10-12 23:27:08 -07:00
Gabe Black	fb5bb434a9	X86: Make non-specific EOI commands work.	2008-10-12 23:25:48 -07:00
Gabe Black	8e664f3959	X86: Make the I8259 PIC accept a specific EOI command.	2008-10-12 23:22:58 -07:00
Gabe Black	e3004c579f	X86: Fix the segment setting code in IRET, and make it restore the flags.	2008-10-12 23:05:22 -07:00
Gabe Black	349a155b6e	X86: Panic when an unimplemented fault is invoked, rather than spinning forever	2008-10-12 23:00:28 -07:00
Gabe Black	564eda827b	X86: Implement the swapgs instruction.	2008-10-12 23:00:07 -07:00
Gabe Black	a2e0d539d8	X86: Add wrval/rdval microops for reading significant miscregs.	2008-10-12 22:55:55 -07:00
Gabe Black	9e8e2f9ec6	X86: Make the x86 interrupt fault kick off the interrupt microcode.	2008-10-12 22:42:10 -07:00
Gabe Black	4c19c56a77	X86: Implement entering an interrupt in microcode.	2008-10-12 22:42:03 -07:00
Gabe Black	f813a4be49	X86: Make sure register microops set fault rather than returning one.	2008-10-12 22:24:06 -07:00
Gabe Black	961b40cdb5	X86: Implement an wrdh microop which loads bases/offsets from 16 byte descriptors.	2008-10-12 22:16:53 -07:00
Gabe Black	989fa4fc0f	X86: Make the MicroPC type 16 bit.	2008-10-12 20:48:24 -07:00
Gabe Black	6074b1abf2	X86: Implement local labels for the ROM that actually refer into the ROM.	2008-10-12 20:44:11 -07:00
Gabe Black	6b46e5204d	X86: Implement the chks check of interrupt gate target code segments.	2008-10-12 20:38:22 -07:00
Gabe Black	30feb90c1c	X86: Add a check type for interrupt gates.	2008-10-12 20:33:37 -07:00
Gabe Black	15f5bb3055	X86: Fix chks checking the submode for stack segments.	2008-10-12 20:29:52 -07:00
Gabe Black	9e1fe2050a	X86: Let segment manipulation microops be conditional.	2008-10-12 20:25:06 -07:00
Gabe Black	e9158d763a	X86: Let the microassembler know about the microcode only H segment.	2008-10-12 20:17:38 -07:00
Gabe Black	223fc41c07	X86: Fix the rdbase microop	2008-10-12 20:07:46 -07:00
Gabe Black	0756dbb37a	X86: Don't fetch in the simple CPU if you're in the ROM.	2008-10-12 19:32:06 -07:00
Gabe Black	f245358343	Get rid of old RegContext code.	2008-10-12 17:57:46 -07:00
Gabe Black	cefb768131	X86: Create a handy way to access labels from the ROM in microcode.	2008-10-12 17:52:51 -07:00
Gabe Black	e5f8092467	X86: Make X86's microcode ROM actually do something.	2008-10-12 17:48:44 -07:00
Gabe Black	c9ea0b7349	CPU: Make the highest order bit in the micro pc determine if it's combinational or from the ROM.	2008-10-12 16:59:55 -07:00
Gabe Black	2736086d7c	CPU: Create a microcode ROM object in the CPU which is defined by the ISA.	2008-10-12 15:59:21 -07:00
Gabe Black	6fd4eff68f	X86: Create an eret microop which returns from ROM to combinational decoding.	2008-10-12 15:53:04 -07:00
Gabe Black	4aa18aa800	X86: Make Br never report itself as the last microop.	2008-10-12 15:43:35 -07:00
Gabe Black	77c0e1d110	X86: Create a SeqOp class of microops and make Br one of them.	2008-10-12 15:33:17 -07:00
Gabe Black	a76c4b8ca1	X86: Implement CPUID with a magical function instead of microcode.	2008-10-12 15:31:28 -07:00
Gabe Black	d0a43ce2b2	X86: Fix the ordering of special physical address ranges.	2008-10-12 14:01:06 -07:00
Gabe Black	3a1905157e	X86: Create a mechanism for the IO APIC to access I8259 vectors.	2008-10-12 13:54:57 -07:00
Gabe Black	c35da8e495	X86: Actually use the extra vector bits we get from ICW2.	2008-10-12 13:51:48 -07:00
Gabe Black	ec9d3aad71	X86: Make the local APIC process interrupts and send them to the CPU.	2008-10-12 13:45:21 -07:00
Gabe Black	876f4845f2	X86: Make the local APIC handle interrupt messages from the IO APIC.	2008-10-12 13:44:24 -07:00
Gabe Black	4d5c7f7038	X86: Change the default value for the IO APIC redirection table.	2008-10-12 13:35:26 -07:00
Gabe Black	3420ad7644	X86: Make the bases for x86 fault class public.	2008-10-12 13:29:26 -07:00
Gabe Black	557bde43c3	X86: Make APICs communicate through the memory system.	2008-10-12 13:28:54 -07:00
Gabe Black	e459013182	Create a message port for sending messages as apposed to reading/writing a memory range.	2008-10-12 12:08:51 -07:00
Gabe Black	e0f137a87c	X86: Add a LocalApic trace flag.	2008-10-12 12:07:25 -07:00
Gabe Black	42ebebf99a	X86: Make the local APIC accessible through the memory system directly, and make the timer work.	2008-10-12 11:08:00 -07:00
Gabe Black	d9f9c967fb	Turn Interrupts objects into SimObjects. Also, move local APIC state into x86's Interrupts object.	2008-10-12 09:09:56 -07:00
Gabe Black	c4f1cc3b48	CPU: Eliminate the get_vec function.	2008-10-12 08:24:09 -07:00
Gabe Black	0c3848732e	CPU: Add a getInterruptController function	2008-10-11 16:13:58 -07:00
Gabe Black	168e524b9b	X86: Create an IO APIC device.	2008-10-11 16:08:14 -07:00
Gabe Black	a2599e4fc1	X86: Set up a mechanism for the I8254 timer to cause interrupts.	2008-10-11 15:15:34 -07:00
Gabe Black	526933e5d0	X86: Add an Intel MP table to the simulation.	2008-10-11 15:14:37 -07:00
Gabe Black	f621b7b81f	CPU: Eliminate the simPalCheck funciton.	2008-10-11 12:17:24 -07:00
Gabe Black	da7209ec93	CPU: Eliminate the hwrei function.	2008-10-11 02:27:21 -07:00
Gabe Black	3af428606a	X86: Rename the PC device to Pc. ... --HG-- rename : src/dev/x86/PC.py => src/dev/x86/Pc.py	2008-10-11 02:23:40 -07:00
Gabe Black	826621eb17	X86: Bring the South Bridge device into dev/x86 and get rid of south_bridge directory. ... --HG-- rename : src/dev/x86/south_bridge/SouthBridge.py => src/dev/x86/SouthBridge.py rename : src/dev/x86/south_bridge/south_bridge.cc => src/dev/x86/south_bridge.cc rename : src/dev/x86/south_bridge/south_bridge.hh => src/dev/x86/south_bridge.hh	2008-10-11 02:21:44 -07:00
Gabe Black	bc2217eefc	X86: Change I8254 and PCSpeaker devices from subdevices to SimObjects and eliminate subdevices. ... --HG-- rename : src/dev/x86/south_bridge/i8254.cc => src/dev/x86/i8254.cc rename : src/dev/x86/south_bridge/i8254.hh => src/dev/x86/i8254.hh rename : src/dev/x86/south_bridge/speaker.cc => src/dev/x86/speaker.cc rename : src/dev/x86/south_bridge/speaker.hh => src/dev/x86/speaker.hh	2008-10-11 02:16:11 -07:00
Gabe Black	a6600fdd88	Devices: Make the Intel8254Timer device only use pointers to its counters.	2008-10-11 01:49:39 -07:00
Gabe Black	539563e04b	X86: Make the CMOS and I8259 devices use IntDev and IntPin.	2008-10-11 01:45:25 -07:00
Gabe Black	119e127d71	X86: Create the IntDev and IntPin system. ... The IntDev class is a base for anything that supports IntPins. IntPins allow devices to generically trigger interrupts on a particular pin of an IntDev device without having to know what the device is or what pin they're attached to.	2008-10-11 01:37:04 -07:00
Gabe Black	8c532d6297	X86: Hook the CMOS device to the I8259 PICs.	2008-10-11 01:31:32 -07:00
Gabe Black	cf9afbba51	X86: Make the I8259 decipher the commands it's given, and add some of it's registers.	2008-10-11 01:28:35 -07:00
Gabe Black	2753c07dc5	X86: Change the I8259 from a subdevice into a real SimObject. ... --HG-- rename : src/dev/x86/south_bridge/i8259.cc => src/dev/x86/i8259.cc rename : src/dev/x86/south_bridge/i8259.hh => src/dev/x86/i8259.hh	2008-10-11 01:22:20 -07:00
Gabe Black	f22c7d48f3	X86: Change the CMOS from a sub-device to a real SimObject ... --HG-- rename : src/dev/x86/south_bridge/cmos.cc => src/dev/x86/cmos.cc rename : src/dev/x86/south_bridge/cmos.hh => src/dev/x86/cmos.hh	2008-10-11 01:13:11 -07:00
Gabe Black	8c5dfa4532	TLB: Make all tlbs derive from a common base class in both python and C++.	2008-10-10 23:47:42 -07:00
Gabe Black	3d1734ec29	X86: Create SimObjects in python and C++ to represent the ACPI system description tables.	2008-10-10 23:43:33 -07:00
Gabe Black	f85a7f00c0	X86: Make the time on the RTC configurable.	2008-10-10 23:42:31 -07:00
Gabe Black	b03c95d075	X86: Create SimObjects in python and C++ to represent the Intel MP tables.	2008-10-10 23:39:53 -07:00
Nathan Binkert	89f016aacb	cprintf: properly deal with pointer types	2008-10-10 21:45:35 -07:00
Nathan Binkert	1f57193439	swig: Add in a %rename to allow the same name to appear in multiple namespaces.	2008-10-10 21:45:34 -07:00
Nathan Binkert	96936c6bf5	Rename the info function to inform to avoid likely name conflicts	2008-10-10 12:17:53 -07:00
Nathan Binkert	8ac63c48a4	automerge	2008-10-10 10:38:53 -07:00
Nathan Binkert	afb279b1bb	output: Make panic/fatal/warn more flexible so we can add some new ones. ... The major thrust of this change is to limit the amount of code duplication surrounding the code for these functions. This code also adds two new message types called info and hack. Info is meant to be less harsh than warn so people don't get confused and start thinking that the simulator is broken. Hack is a way for people to add runtime messages indicating that the simulator just executed a code "hack" that should probably be fixed. The benefit of knowing about these code hacks is that it will let people know what sorts of inaccuracies or potential bugs might be entering their experiments. Finally, I've added some flags to turn on and off these message types so command line options can change them.	2008-10-10 10:18:28 -07:00
Nathan Binkert	b25e56b32a	gdb: add a debugging function that enters the python interpreter.	2008-10-10 10:15:01 -07:00
Nathan Binkert	70dbe61ffc	jobfile: Add support for dictionaries as jobfile options. ... If the same dictionary option is seen in several options, those dictionaries are composed. If you define the same dictionary key in multiple options, the system flags an error. Also, clean up the jobfile code so that it is more debuggable.	2008-10-10 10:15:01 -07:00
Nathan Binkert	84364f36d0	python: Add a utility for nested attribute dicts. ... Change attrdict so that attributes that begin with an underscore don't go into the dict.	2008-10-10 10:15:00 -07:00
Nathan Binkert	5586b1539b	misc: remove #include <cassert> from misc.hh since not everyone needs it.	2008-10-10 10:15:00 -07:00
Gabe Black	ec0fb05d64	X86: Turn SMBios structures into simobjects.	2008-10-10 03:50:51 -07:00
Gabe Black	9be6e08227	X86: Add a couple comments to the bios SConscript	2008-10-10 03:50:42 -07:00
Gabe Black	d897aa939f	X86: Move the smbios objects into a folder for BIOS objects.	2008-10-10 03:50:18 -07:00
Gabe Black	57d663877e	X86: Fix compilation with new eventq API.	2008-10-10 03:50:07 -07:00
Nathan Binkert	94b08bed07	SimObjects: Clean up handling of C++ namespaces. ... Make them easier to express by only having the cxx_type parameter which has the full namespace name, and drop the cxx_namespace thing. Add support for multiple levels of namespace.	2008-10-09 22:19:39 -07:00
Nathan Binkert	4ecc5d53a3	range_map: Add a method to find which range a single value falls into.	2008-10-09 22:19:38 -07:00
Nathan Binkert	6ccf28c896	style: conform to M5 style.	2008-10-09 09:25:41 -07:00
Nathan Binkert	b556dc4119	mem: Add a method for setting the time on a packet.	2008-10-09 04:58:24 -07:00
Nathan Binkert	e06321091d	eventq: convert all usage of events to use the new API. ... For now, there is still a single global event queue, but this is necessary for making the steps towards a parallelized m5.	2008-10-09 04:58:24 -07:00
Nathan Binkert	8291d9db0a	eventq: Major API change for the Event and EventQueue structures. ... Since the early days of M5, an event needed to know which event queue it was on, and that data was required at the time of construction of the event object. In the future parallelized M5, this sort of requirement does not work well since the proper event queue will not always be known at the time of construction of an event. Now, events are created, and the EventQueue itself has the schedule function, e.g. eventq->schedule(event, when). To simplify the syntax, I created a class called EventManager which holds a pointer to an EventQueue and provides the schedule interface that is a proxy for the EventQueue. The intent is that objects that frequently schedule events can be derived from EventManager and then they have the schedule interface. SimObject and Port are examples of objects that will become EventManagers. The end result is that any SimObject can just call schedule(event, when) and it will just call that SimObject's eventq->schedule function. Of course, some objects may have more than one EventQueue, so this interface might not be perfect for those, but they should be relatively few.	2008-10-09 04:58:23 -07:00
Nathan Binkert	68c75c589b	pdb: Try to make pdb work better. ... I've done a few things here. First, I invoke the script a little bit differently so that pdb doesn't get confused. Second, I've stored the actual filename in the module's __file__ so that pdb can find the source file on your machine.	2008-10-09 04:58:23 -07:00
Nathan Binkert	886c5f8fe5	SINIC: Commit old code from ASPLOS 2006 studies. ... NOTE: This code was written by Nathan Binkert in 2006 and is properly copyright "The Regents of the University of Michigan"	2008-10-09 04:58:23 -07:00
Nathan Binkert	eb89a23556	eventq: Don't use inline friend function when a static function will do. ... Another good reason to avoid this is that swig will try to wrap the friend, but it won't try to wrap a private static function.	2008-10-09 04:58:23 -07:00
Nathan Binkert	a589eb4053	SCons: add code to provide a libm5 shared library. ... Targets look like libm5_debug.so. This target can be dynamically linked into another C++ program and provide just about all of the M5 features. Additionally, this library is a standalone module that can be imported into python with an "import libm5_debug" type command line.	2008-10-09 04:58:23 -07:00
Nathan Binkert	0b83563a9c	eventq: I'm sick of the warning about MaxTick being unused.	2008-10-09 04:58:23 -07:00
Nathan Binkert	7cc2a88038	stats: use properly signed types for looping and comparison	2008-10-09 04:58:23 -07:00
Nathan Binkert	a52dce6d62	style: Bring statistics code in line with the proper style.	2008-10-09 04:58:23 -07:00
Gabe Black	b66eb3b8d1	O3: Generaize the O3 IMPL class so it isn't split out by ISA. ... --HG-- rename : src/cpu/o3/sparc/cpu_builder.cc => src/cpu/o3/cpu_builder.cc rename : src/cpu/o3/sparc/dyn_inst.cc => src/cpu/o3/dyn_inst.cc rename : src/cpu/o3/sparc/impl.hh => src/cpu/o3/impl.hh rename : src/cpu/o3/sparc/thread_context.cc => src/cpu/o3/thread_context.cc	2008-10-09 00:10:02 -07:00
Gabe Black	f57c286d2c	O3: Generaize the O3 dynamic instruction class so it isn't split out by ISA. ... --HG-- rename : src/cpu/o3/dyn_inst.hh => src/cpu/o3/dyn_inst_decl.hh rename : src/cpu/o3/alpha/dyn_inst_impl.hh => src/cpu/o3/dyn_inst_impl.hh	2008-10-09 00:09:26 -07:00
Gabe Black	e09c403d32	O3: Generalize the O3 CPU object so it isn't split out by ISA.	2008-10-09 00:08:50 -07:00
Gabe Black	975c9e3af8	Microcode: Fix a silent typo error in the microcode assembler.	2008-10-09 00:07:38 -07:00
Gabe Black	523531a40e	Microcode: Fix a very old bug with parsing external labels in microcode.	2008-10-09 00:07:21 -07:00
Gabe Black	c5c6ad7ed6	CPU: Fix where setMicroPC was being called instead of setNextMicroPC.	2008-10-09 00:06:05 -07:00
Gabe Black	e1b306fa53	X86: Fix the debugging microops. The debug functions can't handle a string object format.	2008-10-09 00:05:39 -07:00
Gabe Black	569db520ad	X86: Make far ret modify CS instead of some random selector.	2008-10-09 00:04:36 -07:00
Nathan Binkert	6b2bb53fd6	python: cleanup options parsing stuff so that it properly deals with defaults. ... While we're at it, make it possible to run main.py in a somewhat standalone mode again so that we can test things without compiling.	2008-10-06 09:31:51 -07:00
Korey Sewell	6c046a28dc	fix shadow set bugs in MIPS code that caused out of bounds access... ... panic rdpgpr/wrpgpr instructions until a better impl. of MIPS shadow sets is available.	2008-10-06 02:07:04 -04:00
Nathan Binkert	b25755993b	unittest: Add unit tests to the scons framework. ... Also fix the unit tests so they actually compile correctly.	2008-10-02 11:27:01 -07:00
Nathan Binkert	52493b2720	unittest: Cleanup unit tests. Follow style. Garbage Collect. ... --HG-- rename : src/unittest/rangemaptest2.cc => src/unittest/rangemultimaptest.cc	2008-10-02 11:26:59 -07:00
Nathan Binkert	67a2918abc	stats: Fix small bug pointed out by unit testing.	2008-10-02 11:26:59 -07:00
Ali Saidi	0a1613abe1	Output: Verify output files are open after opening them.	2008-10-02 12:46:57 -04:00
Steve Reinhardt	7bf6a219db	Make overriding port assignments in Python work, ... and print better error messages when it doesn't.	2008-09-29 23:30:14 -07:00
Steve Reinhardt	45cba35fc1	Fix EVENTQ_DEBUG vs DEBUG_EVENTQ #define inconsistency.	2008-09-29 23:30:14 -07:00
Nathan Binkert	1e9c428522	alpha: Need to include cstring so that g++ 4.3 works.	2008-09-29 07:15:30 -07:00
Nathan Binkert	80d9be86e6	gcc: Add extra parens to quell warnings. ... Even though we're not incorrect about operator precedence, let's add some parens in some particularly confusing places to placate GCC 4.3 so that we don't have to turn the warning off. Agreed that this is a bit of a pain for those users who get the order of operations correct, but it is likely to prevent bugs in certain cases.	2008-09-27 21:03:49 -07:00
Nathan Binkert	cf7ddd8e8a	style: Make a style pass over the whole arch/alpha directory.	2008-09-27 21:03:48 -07:00
Nathan Binkert	82f5723c7a	alpha: Clean up namespace usage.	2008-09-27 21:03:47 -07:00
Nathan Binkert	8ea5176b7f	arch: TheISA shouldn't really ever be used in the arch directory. ... We should always refer to the specific ISA in that arch directory. This is especially necessary if we're ever going to make it to the point where we actually have heterogeneous systems.	2008-09-27 21:03:46 -07:00
Nathan Binkert	0b30c345f1	alpha: Get rid fo the namespace called EV5. ... We're never going to do an alpha platform other than the one we've got.	2008-09-27 21:03:45 -07:00
Nathan Binkert	819023b8e2	style	2008-09-27 07:25:04 -07:00
Nathan Binkert	83f3bff643	add a bit of style	2008-09-27 00:15:45 -07:00
Nathan Binkert	ca4baf3871	style: missed space after switch	2008-09-26 09:37:21 -07:00
Nathan Binkert	9838be2521	When nesting if statements, use braces to avoid ambiguous else clauses.	2008-09-26 08:18:57 -07:00
Nathan Binkert	abca171e24	Use logical operator instead of bitwise operator for correctness.	2008-09-26 08:18:56 -07:00
Nathan Binkert	6798aa14ed	style: bring this file into M5 style, use the new pte translate function.	2008-09-26 08:18:55 -07:00
Nathan Binkert	a053055e17	scons: disable several gcc warnings for swig autogenerated wrapper code.	2008-09-26 08:18:54 -07:00
Nathan Binkert	0309c877f3	style: These files didn't even come close to following the M5 style guide.	2008-09-26 08:18:53 -07:00
Kevin Lim	b784903207	O3CPU: Fix thread writeback logic. ... Fix the logic in the LSQ that determines if there are any stores to write back. In the commit stage, check for thread specific writebacks instead of just any writeback.	2008-09-26 07:44:07 -07:00
Kevin Lim	712a8ee700	O3CPU: Add a hack to ensure that nextPC is set correctly after syscalls. ... Just check CPU's nextPC before and after syscall and if it changes, update this instruction's nextPC because the syscall must have changed the nextPC.	2008-09-26 07:44:06 -07:00
Nathan Binkert	70ec46de17	sparc: Fix style, create a helper function for translation. ... The translate function simplifies code and removes some compiler warnings in gcc 3.4	2008-09-23 20:38:02 -07:00
Nathan Binkert	38dd9687ce	scons: Separate swig environment so we can have different flags. ... Swig code isn't quite perfect, so let's not turn on all of the warnings.	2008-09-22 08:25:58 -07:00
Nathan Binkert	6efb930e19	gcc: Version 4.3 is pretty anal about shadowing types, placate it. ... In the future, it would be nice to put the O3CPU into its own namespace so that we don't end up hardcoding pointers to the global namespace.	2008-09-22 08:25:57 -07:00
Nathan Binkert	f3f4b17c5b	style	2008-09-22 08:21:47 -07:00
Nathan Binkert	4826610d86	We're using the static keyword improperly in some cases.	2008-09-19 09:42:54 -07:00
Nathan Binkert	ce3d8c2b03	atomicio: provide atomic read and write functions. ... These functions keep trying to read and write until all data has been transferred, or an error occurrs. In the case where an end of file hasn't been reached, but all of the bytes have not been read/written, try again. On EINTR, try again.	2008-09-19 09:42:31 -07:00
Nathan Binkert	af9c5e05f7	Use C++ limits where applicable for portability	2008-09-19 09:11:43 -07:00
Nathan Binkert	befae3c0b0	Use the proper version of C++ headers	2008-09-19 09:11:43 -07:00
Nathan Binkert	ea83cedcf6	Check the return value of I/O operations for failure	2008-09-19 09:11:42 -07:00
Nathan Binkert	f066db7fcd	inifile: Whack preprocessor access. ... We haven't used the preprocessor feature of the inifile stuff in a very long time, so let's get rid of it since it would otherwise take effort to maintain.	2008-09-19 09:11:40 -07:00
Ali Saidi	3a3e356f4e	style: Remove non-leading tabs everywhere they shouldn't be. Developers should configure their editors to not insert tabs	2008-09-10 14:26:15 -04:00
Nathan Binkert	09a8fb0b52	style: this file did not conform to style	2008-09-09 16:27:17 -07:00
Nathan Binkert	496d3f2789	style: This file hugely violated the M5 style. ... Remove a bunch of unused cruft from the interface while we're at it	2008-09-08 18:03:52 -07:00
Gabe Black	30bc897613	X86: Fix the microcode for sign/zero extending moves that use high byte registers.	2008-09-03 00:52:54 -04:00
Clint Smullen	4aa017affc	Device: Fix bug in DmaPort::recvRetry. The interface attempts to send the same packet again. ... It doesn't cause a problem currently, however with a different Memory Object it could cause problems	2008-08-26 02:37:26 -04:00
Ali Saidi	3d5fe0c372	IGbE: Patches I neglected to apply before pushing the previous igbe changeset	2008-08-24 15:27:49 -04:00
Gabe Black	3633a916c2	CPU: Get rid of two more duplicated CPU params.	2008-08-19 21:59:09 -07:00
Richard Strong	8d018aef0f	Changed BaseCPU::ProfileEvent's interval member to be of type Tick. This was done to be consistent with its ... python type of a latency. In addition, the multiple definitions of profile in the different cpu models caused problems for intialization of the interval value. If a child class's profile value was defined, the parent BaseCPU::ProfileEvent interval field would be initialized with a garbage value. The fix was to remove the multiple redifitions of profile in the child CPU classes.	2008-08-18 10:50:58 -07:00
Ali Saidi	6248e12704	Add the ability to specify a think time before descriptor fetch/writeback starts/ends as well as after read/write dmas	2008-08-13 17:41:58 -04:00
Ali Saidi	549c43b2d0	Add the ability for a DMA to tack on an extra delay after the DMA is actually finished.	2008-08-13 17:41:56 -04:00
Ali Saidi	05954e1ba7	More subtle fixes to how interrupts are supposed to work in the device. Fix postedInterrupts statistics.	2008-08-13 16:30:30 -04:00
Ali Saidi	91d968783e	Return an UnimpFault for an ITB translation of an uncachable address. We don't support fetching from uncached addresses in Alpha and it means that a speculative fetch can clobber device registers.	2008-08-13 16:29:59 -04:00
Nathan Binkert	1b1a7e33e7	style	2008-08-11 14:47:49 -07:00
Nathan Binkert	9cf8ad3a17	params: Get rid of the remnants of the old style parameter configuration stuff.	2008-08-11 12:22:17 -07:00
Nathan Binkert	ee62a0fec8	params: Convert the CPU objects to use the auto generated param structs. ... A whole bunch of stuff has been converted to use the new params stuff, but the CPU wasn't one of them. While we're at it, make some things a bit more stylish. Most of the work was done by Gabe, I just cleaned stuff up a bit more at the end.	2008-08-11 12:22:16 -07:00
Steve Reinhardt	3448a12208	Make time format in 'started' line same as 'compiled'. ... Also make -B output consistent with normal header, and only include actual build options.	2008-08-04 01:46:46 -04:00
Steve Reinhardt	58c63ea8b1	Get rid of outputStream... wasn't really being used ... (except for warn()) and new -r/-e options make it not worth fixing.	2008-08-04 01:45:12 -04:00
Steve Reinhardt	fe8aeff362	Add -r/-e options to redirect stdout/stderr. ... Better than using shell since it automatically uses -d directory for output files (creating it as needed).	2008-08-04 00:40:31 -04:00
Nathan Binkert	50ef39af82	sockets: Add a function to disable all listening sockets. ... When invoking several copies of m5 on the same machine at the same time, there can be a race for TCP ports for the terminal connections or remote gdb. Expose a function to disable those ports, and have the regression scripts disable them. There are some SimObjects that have no other function than to be used with ports (NativeTrace and EtherTap), so they will panic if the ports are disabled.	2008-08-03 18:19:55 -07:00
Nathan Binkert	ede89c2d54	libm5: Create a libm5 static library for embedding m5. ... This should allow m5 to be more easily embedded into other simulators. The m5 binary adds a simple main function which then calls into the m5 libarary to start the simulation. In order to make this work correctly, it was necessary embed python code directly into the library instead of the zipfile hack. This is because you can't just append the zipfile to the end of a library the way you can a binary. As a result, Python files that are part of the m5 simulator are now compile, marshalled, compressed, and then inserted into the library's data section with a certain symbol name. Additionally, a new Importer was needed to allow python to get at the embedded python code. Small additional changes include: - Get rid of the PYTHONHOME stuff since I don't think anyone ever used it, and it just confuses things. Easy enough to add back if I'm wrong. - Create a few new functions that are key to initializing and running the simulator: initSignals, initM5Python, m5Main. The original code for creating libm5 was inspired by a patch Michael Adler, though the code here was done by me.	2008-08-03 18:19:54 -07:00
Nathan Binkert	678abbc364	syscall: Avoid a compiler warning which turns into a bug. ... Simply cast the result to an int and life is good.	2008-08-03 18:19:53 -07:00
Steve Reinhardt	62c08a75ad	Make default PhysicalMemory latency slightly more realistic. ... Also update stats to reflect change.	2008-08-03 18:13:29 -04:00
Gabe Black	b179c3f4cd	X86: Make hint nops consume their modrm byte.	2008-08-03 14:43:24 -07:00
Nathan Binkert	e98ccd309b	kill unused code	2008-08-02 20:42:15 -07:00
Nathan Binkert	4b1e0d235d	scons: Get rid of generate.py in the build system. ... I decided that separating some of the scons code into generate.py was just a bad idea because it caused the dependency system to get all messed up. If separation is the right way to go in the future, we should probably use the sconscript mechanism, not the mechanism that I just removed.	2008-07-31 08:01:38 -07:00
Michael Adler	f3a3ab7f2c	syscall: Fix TTY emulation in fstat() user-mode simulation for fd 1 (stdout). ... The code didn't set S_IFCHR in the st_mode	2008-07-24 16:31:33 -07:00
Michael Adler	5f42bfcd56	process: separate stderr from stdout ... - Add the option of redirecting stderr to a file. With the old behaviour, stderr would follow stdout if stdout was to a file, but stderr went to the host stderr if stdout went to the host stdout. The new default maintains stdout and stderr going to the host. Now the two can specify different files, but they will share a file descriptor if the name of the files is the same. - Add --output and --errout options to se.py to go with --input.	2008-07-23 14:41:34 -07:00
Michael Adler	2cd04fd6da	syscalls: Add a bunch of missing system calls. ... readlink, umask, truncate, ftruncate, mkdir, and getcwd.	2008-07-23 14:41:33 -07:00
Michael Adler	8c4f18f6f5	RemoteGDB: add an m5 command line option for setting or disabling remote gdb.	2008-07-23 14:41:33 -07:00
Steve Reinhardt	aa2bb4f7b9	Get rid of useless m5_assert macro. ... Its only purpose was to print the cycle number but that already happens in the SIGABRT handler. No one used it anyway.	2008-07-15 14:38:51 -04:00
Steve Reinhardt	8e7ddce284	Use ReadResp instead of LoadLockedResp for LoadLockedReq responses.	2008-07-15 14:38:51 -04:00
Steve Reinhardt	6262e0d909	Add missing newlines to Bus DPRINTFs.	2008-07-15 14:38:51 -04:00
Nathan Binkert	f9a597ddf3	m5ops: clean up the m5ops stuff. ... - insert warnings for deprecated m5ops - reserve opcodes for Ali's stuff - remove code for stuff that has been deprecated forever - simplify m5op_alpha	2008-07-11 08:52:50 -07:00
Nathan Binkert	88766f7c71	style: fix indentation and formatting of the pseudo insts.	2008-07-11 08:52:50 -07:00
Nathan Binkert	f90b08a5cc	eventq: change the event datastructure back to LIFO. ... The status quo is preferred since it is less likely that people will rely on LIFO than FIFO, and when we move to a parallelized M5, no ordering between events of the same time/priority will be guaranteed.	2008-07-11 08:48:50 -07:00
Nathan Binkert	10df68dd72	eventq: new eventq data structure. The new data structure is singly ... linked list sorted by time and priority. For things of the same time and priority, a second, circularly linked list maintains the data structure. Events of the same time and priority are now inserted in FIFO order instead of LIFO order. This dramatically improves the performance of systems that schedule multiple events at the same time. The FIFO order version is not preferred to LIFO (because it may cause people to rely on it), but I'm going to commit it anyway and immediately commit the preferred LIFO version on top.	2008-07-11 08:38:31 -07:00
Nathan Binkert	93517dd90c	eventq: Clean up the Event class so that it uses fewer bytes. This ... will hopefullly allow it to fit in a cache line.	2008-07-10 21:35:42 -07:00
Ali Saidi	7a83c50a59	Fix cases where RADV interrupt timer is used and make ITR interrupt moderation not always delay if no interrupts have been posted for the ITR value.	2008-07-01 10:30:08 -04:00
Ali Saidi	a4a7a09e96	Remove delVirtPort() and make getVirtPort() only return cached version.	2008-07-01 10:25:07 -04:00
Ali Saidi	c5fbbf376a	Change everything to use the cached virtPort rather than created their own each time. ... This appears to work, but I don't want to commit it until it gets tested a lot more. I haven't deleted the functionality in this patch that will come later, but one question is how to enforce encourage objects that call getVirtPort() to not cache the virtual port since if the CPU changes out from under them it will be worse than useless. Perhaps a null function like delVirtPort() is still useful in that case.	2008-07-01 10:24:19 -04:00
Ali Saidi	50e3e50e1a	Make the cached virtPort have a thread context so it can do everything that a newly created one can.	2008-07-01 10:24:16 -04:00
Ali Saidi	9bd0bfe559	After a checkpoint (and thus a stats reset), the not_idle_fraction/notIdleFraction statistic is really wrong. ... The notIdleFraction statistic isn't updated when the statistics reset, probably because the cpu Status information was pulled into the atomic and timing cpus. This changeset pulls Status back into the BaseSimpleCPU object. Anyone care to comment on the odd naming of the Status instance? It shouldn't just be status because that is confusing with Port::Status, but _status seems a bit strage too.	2008-07-01 10:24:09 -04:00
Steve Reinhardt	96bbccc36b	Automated merge after backout.	2008-06-28 13:20:00 -04:00
Steve Reinhardt	caaac16803	Backed out changeset 94a7bb476fca: caused memory leak.	2008-06-28 13:19:38 -04:00
Ali Saidi	3205768ea5	Automated merge with http://repo.m5sim.org/m5-stable	2008-06-24 15:51:12 -04:00
Ali Saidi	57b5de6b9f	Checkpoinging/SWIG: Undo part of changeset 5464 since it broke checkpointing.	2008-06-24 15:48:45 -04:00
Gabe Black	18c83be507	SimObject: Add in missing includes of <string> and fix minor style problem.	2008-06-21 14:23:58 -04:00
Steve Reinhardt	1434b86943	Make bus address conflict error more informative	2008-06-21 01:06:27 -04:00
Steve Reinhardt	6b45238316	Generate more useful error messages for unconnected ports. ... Force all non-default ports to provide a name and an owner in the constructor.	2008-06-21 01:04:43 -04:00
Nathan Binkert	c1584e4227	imported patch sim_object_params.diff	2008-06-18 12:07:15 -07:00
Nathan Binkert	67a33eed40	AtomicSimpleCPU: Separate data stalls from instruction stalls. ... Separate simulation of icache stalls and dat stalls.	2008-06-18 10:15:21 -07:00
Nathan Binkert	1099a9838a	Ethernet: share statistics between all ethernet devices and apply some ... of those statistics to the e1000 model.	2008-06-17 22:22:44 -07:00
Nathan Binkert	87d03d00cd	inet: initialization fixes. ... Make sure variables are properly initialized and also make sure that truth testing works properly.	2008-06-17 22:14:12 -07:00
Nathan Binkert	8042b8f4c7	PacketFifo: Get slack out of the EthPacketData structure. This allows ... a packet to exist in multiple FIFOs if desired.	2008-06-17 21:34:27 -07:00
Nathan Binkert	163465ac08	ThreadState: Ensure that kernelStats is properly initialized	2008-06-17 21:11:20 -07:00
Nathan Binkert	9dc4e2952c	rename MipsConsole to MipsBackdoor ... --HG-- rename : src/dev/mips/MipsConsole.py => src/dev/mips/MipsBackdoor.py rename : src/dev/mips/console.cc => src/dev/mips/backdoor.cc rename : src/dev/mips/console.hh => src/dev/mips/backdoor.hh	2008-06-17 20:39:51 -07:00
Nathan Binkert	934523c3a0	rename AlphaConsole to AlphaBackdoor ... --HG-- rename : src/dev/alpha/AlphaConsole.py => src/dev/alpha/AlphaBackdoor.py rename : src/dev/alpha/console.cc => src/dev/alpha/backdoor.cc rename : src/dev/alpha/console.hh => src/dev/alpha/backdoor.hh	2008-06-17 20:36:39 -07:00
Nathan Binkert	6ff4539901	Change the default output filename for the terminal so it's more obvious. ... --HG-- rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/console.system.sim_console => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/system.terminal rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/console.system.sim_console => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/system.terminal rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/console.system.sim_console => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/system.terminal rename : tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/console.system.sim_console => tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/system.terminal rename : tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/console.drivesys.sim_console => tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/drivesys.terminal rename : tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/console.testsys.sim_console => tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/testsys.terminal	2008-06-17 20:30:37 -07:00
Nathan Binkert	00df9016fe	Rename SimConsole to Terminal since it makes more sense ... --HG-- rename : src/dev/SimConsole.py => src/dev/Terminal.py rename : src/dev/simconsole.cc => src/dev/terminal.cc rename : src/dev/simconsole.hh => src/dev/terminal.hh	2008-06-17 20:29:06 -07:00
Nathan Binkert	fa8f91fdc0	physmem: Add a null option to physical memory so it doesn't store data.	2008-06-15 21:39:29 -07:00
Nathan Binkert	e3c267a3db	port: Clean up default port setup and port switchover code.	2008-06-15 21:34:32 -07:00
Nathan Binkert	b429b1759d	params: Prevent people from setting attributes on vector params.	2008-06-15 21:26:33 -07:00
Nathan Binkert	6dedc645f7	add compile flags to m5	2008-06-15 20:56:35 -07:00
Nathan Binkert	b2036bfda8	Command line option to print out List of SimObjects and their parameters	2008-06-14 21:51:08 -07:00
Nathan Binkert	bbeb8082a5	main: add .m5/options.py processing. This file is processed before ... arguments are parsed so that they can change the default options for various config parameters.	2008-06-14 21:16:00 -07:00
Nathan Binkert	fc48d1dcf5	Add .m5 configuration directory	2008-06-14 21:15:59 -07:00
Nathan Binkert	779c31077c	python: Separate the options parsing stuff. Remove options parsing stuff from ... main.py so things are a bit more obvious.	2008-06-14 21:15:58 -07:00
Nathan Binkert	4afdc40d70	params: Fix the memory bandwidth parameter	2008-06-14 20:42:45 -07:00
Nathan Binkert	3d2e7797cc	params: Fix floating point parameters	2008-06-14 20:39:31 -07:00
Nathan Binkert	f82d4e2364	python: Move various utility classes into a new m5.util package so ... they're all in the same place. This also involves having just one jobfile.py and moving it into the utils directory to avoid duplication. Lots of improvements to the utility as well. --HG-- rename : src/python/m5/attrdict.py => src/python/m5/util/attrdict.py rename : util/pbs/jobfile.py => src/python/m5/util/jobfile.py rename : src/python/m5/util.py => src/python/m5/util/misc.py rename : src/python/m5/multidict.py => src/python/m5/util/multidict.py rename : util/stats/orderdict.py => src/python/m5/util/orderdict.py	2008-06-14 20:19:49 -07:00
Nathan Binkert	fe325c7f43	MemReq: Add option to reset the time on a request.	2008-06-14 19:39:01 -07:00
Nathan Binkert	ce43e46576	Fix various SWIG warnings	2008-06-14 12:57:21 -07:00
Nathan Binkert	7a58b5a38a	Add missing dependencies on .i files	2008-06-14 12:10:50 -07:00
Nathan Binkert	2d037682ff	scons: proper fix for hg version stuff	2008-06-14 10:30:18 -07:00
Nathan Binkert	fe4fd9f414	scons: fix program_info.cc generation	2008-06-13 17:34:22 -07:00
Steve Reinhardt	dace77dc4a	Automated merge with ssh://m5sim.org//repo/m5	2008-06-13 01:59:10 -04:00
Steve Reinhardt	caccbd1edc	Get rid of bogus bus assertion. ... It runs out that if a MemObject turns around and does a send in its receive callback, and there are other sends already scheduled, then it could observe a state where it's not at the head of the list but the bus's sendEvent is not scheduled (because we're still in the middle of processing the prior sendEvent).	2008-06-13 01:33:49 -04:00
Steve Reinhardt	024ec4c5c3	Get rid of bogus cache assertion. ... I was asserting that the only reason you would defer targets is if a write came in while you had an outstanding read miss, but there's another case where you could get a read access after you've snooped an invalidation and buffered it because it applies to a prior outstanding miss.	2008-06-13 01:29:20 -04:00
Ali Saidi	907b28cc62	HG: Add compiled hg revision and date to the standard M5 output.	2008-06-13 01:09:04 -04:00
Gabe Black	2b4874449c	Alpha: Get rid of an old include of a non-existant file.	2008-06-12 01:54:21 -04:00
Gabe Black	7be8e671f1	Params: Allow nested namespaces in cxx_namespace	2008-06-12 01:00:29 -04:00
Gabe Black	5b5875341c	X86: Make the cpuid processor identifier return a real string.	2008-06-12 01:00:19 -04:00
Gabe Black	c625cf0ae1	X86: Make the code compile as 32 bit.	2008-06-12 01:00:05 -04:00
Gabe Black	23c04b8c66	Params: Remove an unnecessary include.	2008-06-12 00:59:58 -04:00
Gabe Black	bceaa257a3	X86: Make the e820 table manually or automatically configurable from python.	2008-06-12 00:58:36 -04:00
Gabe Black	4f4ff17578	X86: Make the disassembly for halt conform with the other microops.	2008-06-12 00:58:27 -04:00
Gabe Black	31d40ad7c2	X86: Implement and hook up STI and CLI instructions.	2008-06-12 00:58:19 -04:00
Gabe Black	da20c0ec54	X86: Make sure there's something to catch when the kernel messes with ports "behind" the pci config magic ports.	2008-06-12 00:58:13 -04:00
Gabe Black	1f5b992b58	X86: Make the platform object initialize channel 0 of the PIT.	2008-06-12 00:56:54 -04:00
Gabe Black	16e26fbf03	X86: Hook the speaker device to the pit device.	2008-06-12 00:56:17 -04:00
Gabe Black	da7f512067	Timer: Fill out the periodic modes a little.	2008-06-12 00:56:07 -04:00
Gabe Black	4f9a0402f6	Dev: Seperate the 8254 timer from tsunami and use it in that and the PC.	2008-06-12 00:54:48 -04:00
Gabe Black	0368ccdeda	BitUnion: Take out namespace declaration so bitunions can be declared inside classes.	2008-06-12 00:54:32 -04:00
Gabe Black	81936ae2ed	X86: Add an event for the apic timer timeout. It doesn't get used yet.	2008-06-12 00:54:19 -04:00
Gabe Black	6b8d0363ee	X86: Rename the divide count register to divide configuration.	2008-06-12 00:54:12 -04:00
Gabe Black	b10742ee2b	X86: Make the apic isr and irr work.	2008-06-12 00:54:05 -04:00
Gabe Black	69000baef3	X86: Make the apic task priority register work.	2008-06-12 00:54:01 -04:00
Gabe Black	e9c481ea4a	X86: Make the logical destination and destination format work.	2008-06-12 00:53:50 -04:00
Gabe Black	ed23a4970b	X86: Make the apic ID register work.	2008-06-12 00:53:43 -04:00
Gabe Black	8a6723e038	X86: Make the apic version register work.	2008-06-12 00:53:37 -04:00
Gabe Black	8d2416c6e9	X86: Implement a partial, sort of correct version of the protected mode variant of iret.	2008-06-12 00:53:01 -04:00
Gabe Black	66f54a6037	X86: Change how segment loading is performed.	2008-06-12 00:52:12 -04:00
Gabe Black	129831c116	X86: Make pushes and pops use the stack size instead of the data size.	2008-06-12 00:51:57 -04:00
Gabe Black	b05299253f	X86: In non 64bit mode, throw a fault when a NULL segment is accessed.	2008-06-12 00:51:50 -04:00
Gabe Black	a8384311d5	X86: Take advantage of the new meta register.	2008-06-12 00:51:14 -04:00
Gabe Black	d4e7c7edd3	X86: Keep handy values like the operating mode in one register.	2008-06-12 00:50:25 -04:00
Gabe Black	fa7c81c6df	X86: Change what the microop chks does. ... Instead of computing the segment descriptor address, this now checks if a selector value/descriptor are legal for a particular purpose.	2008-06-12 00:50:10 -04:00
Gabe Black	6bd9cf3594	X86: Add a microop to read a segments attribute register.	2008-06-12 00:50:05 -04:00
Gabe Black	e0c20386ac	X86: Add microops and supporting code to manipulate the whole rflags register.	2008-06-12 00:49:50 -04:00
Gabe Black	2bb8933f78	X86: Add microops which panic, fatal, warn, and warn_once.	2008-06-12 00:49:25 -04:00
Gabe Black	bbc1f394ff	X86: Truncate descriptors to 16 bits.	2008-06-12 00:49:16 -04:00
Gabe Black	6106b05b6e	X86: Redo BSF.	2008-06-12 00:48:58 -04:00
Gabe Black	dfc2d44ea3	X86: Flesh out 3dnow instruction decoding a bit and grab the byte immediate.	2008-06-12 00:48:46 -04:00
Gabe Black	de6eeaaa27	X86: Make string instructions work when rcx=0.	2008-06-12 00:48:15 -04:00
Gabe Black	8688ef3fe5	X86: Have all 8 machine check registers since the kernel assumes they're there.	2008-06-12 00:48:02 -04:00
Gabe Black	a8e3001df8	X86: Bypass unaligned access support for register addressed MSRs.	2008-06-12 00:47:25 -04:00
Gabe Black	b3e55339f9	X86: Remove enforcement of APIC register access alignment. Panic if more than one register is accessed at a time.	2008-06-12 00:46:22 -04:00
Gabe Black	8e2991b529	X86: Fix the implementation of BSF.	2008-06-12 00:46:04 -04:00
Gabe Black	16e189fad2	X86: Bit scan forward/reverse were accidentally transposed.	2008-06-12 00:45:52 -04:00
Gabe Black	254cc07650	X86: Fix a byte register indexing issue in the sign extending move from memory microcode.	2008-06-12 00:45:22 -04:00
Gabe Black	8501a90f59	X86: Add in some support for the tsc register.	2008-06-12 00:39:10 -04:00
Gabe Black	d093fcb079	CPU: Make the simple cpu trace data for loads/stores.	2008-06-12 00:35:50 -04:00
Ali Saidi	5797ff1016	X86: Fix building on *BSD hosts	2008-06-11 10:54:12 -04:00
Ali Saidi	fd3e661cd3	SCons: Fix more SCons version issues	2008-06-11 10:54:08 -04:00
Ali Saidi	f5e36d156d	IGbE: Implement sending packet that is contained in more than 2 descriptors. ... --HG-- extra : convert_revision : 8fb7d5fad5cb840f69c31aa8b331dbe09e46ee9d	2008-05-20 16:06:56 -04:00
Stephen Hines	b7af65f414	SCons: Fixing SCons bug 2006 issues for non-alpha ISAs ... --HG-- extra : convert_revision : 26e3edef06d6f82aaf162825c151d18faadd6e72	2008-05-20 14:04:53 -04:00
Ali Saidi	e71a5270a2	Make sure that output files are always checked success before they're used. ... Make OutputDirectory::resolve() private and change the functions using resolve() to instead use create(). --HG-- extra : convert_revision : 36d4be629764d0c4c708cec8aa712cd15f966453	2008-05-15 19:10:26 -04:00
Ali Saidi	4a4317ae18	SCons: More scons fixing for SCons bug 2006 ... --HG-- extra : convert_revision : d3656ab1e3c18251d4bcf6f5a31103d4b2dfdc43	2008-05-06 16:22:14 -04:00
Ali Saidi	8af6dc118c	SCons: add comments to SConscript documenting bug workaround ... --HG-- extra : convert_revision : e6cdffe953d56b96c76c7ff14d2dcc3de3ccfcc3	2008-04-10 15:38:10 -04:00
Ali Saidi	fe12f38353	PhysicalMemory: Add parameter for variance in memory delay. ... --HG-- extra : convert_revision : b931472e81dedb650b7accb9061cb426f1c32e66	2008-04-10 14:44:52 -04:00
Ali Saidi	ed27c4c521	SCons: Manually specifying header only directories with Dir() works around the problem ... --HG-- extra : convert_revision : d9713228d934cf4a45114a972603b8bca2bd27d3	2008-04-08 11:08:26 -04:00
Ali Saidi	1605fbebc8	IGbE: Fix bug that limits wire performance a bit ... --HG-- extra : convert_revision : 3f93c17f647a6955dab861da211174de856ee02c	2008-03-25 15:58:54 -04:00
Steve Reinhardt	ba1f7d31e0	Automated merge with ssh://daystrom.m5sim.org//repo/m5 ... --HG-- extra : convert_revision : 7922848bb1145bcb2ee07d672d21cfe2dd98fc03	2008-03-25 10:04:52 -04:00
Steve Reinhardt	29be31ce31	Fix handling of writeback-induced writebacks in atomic mode. ... --HG-- extra : convert_revision : 4fa64f8a929f1aa36a9d5a71b8d1816b497aca4c	2008-03-25 10:01:21 -04:00
Gabe Black	93dd1978a7	X86: Put an RTC into the CMOS part of the southbridge. ... --HG-- extra : convert_revision : a614373236fe75db6e6181fc152a02b541a131f3	2008-03-25 02:15:23 -04:00
Gabe Black	e5bdae15f3	Devices: Separate out the MC146818 RTC so both Alpha and X86 can use it. ... --HG-- extra : convert_revision : 1e7f5185654ed0845678c2169c702d3b977159ed	2008-03-25 02:15:06 -04:00
Gabe Black	af9a57566a	X86: Turn #defines into consts. ... --HG-- extra : convert_revision : c0416de5d88ca39f54494418768e68a93aa4f2aa	2008-03-25 02:09:18 -04:00
Gabe Black	48409ca512	X86: Start implementing the south bridge stuff. ... --HG-- extra : convert_revision : 92918c05eb3363155d78889bdab17baa8eae9dca	2008-03-25 02:08:54 -04:00
Gabe Black	b0c52885ce	X86: Change the Opteron platform to be the PC platform. ... --HG-- extra : convert_revision : 2c6ffebbad04a21cef6ba3fbc1803218908a6c37	2008-03-25 02:06:53 -04:00
Steve Reinhardt	623dd7ed3a	Delete the Request for a no-response Packet ... when the Packet is deleted, since the requester can't possibly do it. --HG-- extra : convert_revision : 8571b144ecb3c70efc06d09faa8b3161fb58352d	2008-03-24 01:08:02 -04:00
Steve Reinhardt	93ab43288a	Don't FastAlloc MSHRs since we don't allocate them on the fly. ... --HG-- extra : convert_revision : 02775cfb460afe6df0df0938c62cccd93a71e775	2008-03-24 01:08:02 -04:00
Steve Reinhardt	627592c2f2	Add FAST_ALLOC_DEBUG and FAST_ALLOC_STATS as SConstruct options. ... --HG-- extra : convert_revision : 56a7f646f2ac87019c78ba7fa62c5f4bdc00ba44	2008-03-24 01:08:02 -04:00
Steve Reinhardt	407710d387	Fix cache problem with writes to tempBlock ... getting wrong writeback address. --HG-- extra : convert_revision : 023dfb69c227c13a69bfe2744c6af75a45828b0b	2008-03-22 22:17:15 -04:00
Gabe Black	3fe1af7952	MIPS: Check endianness of binaries in SE mode. ... --HG-- extra : convert_revision : e6c4bda6078eb68a26f8834411f744078c6bf5a9	2008-03-20 02:10:21 -04:00
Steve Reinhardt	b051ae6acc	Fix a few Packet memory leaks. ... --HG-- extra : convert_revision : 00db19f0698c0786f0dff561eea9217860a5a05a	2008-03-17 03:08:28 -04:00
Steve Reinhardt	131c65f429	Restructure bus timing calcs to cope with pkt being deleted by target. ... --HG-- extra : convert_revision : db8497e73a44f2a06aab121e797e88b4c0c31330	2008-03-17 03:07:38 -04:00
Steve Reinhardt	19c367fa8f	Fix subtle cache bug where read could return stale data ... if a prior write miss arrived while an even earlier read miss was still outstanding. --HG-- extra : convert_revision : 4924e145829b2ecf4610b88d33f4773510c6801a	2008-03-15 05:03:55 -07:00
Gabe Black	50946b1673	Merge ... --HG-- extra : convert_revision : ec5f41b2007ade15f6f4c4a1533e50f9cba2798e	2008-03-06 21:09:15 -05:00
Gabe Black	a245b0eedf	X86: Refine the local APIC. ... --HG-- extra : convert_revision : 2789c54ed555fed2f2a333fcc7dc6454f294ebf2	2008-03-06 20:37:28 -05:00
Vilas Sridharan	21fd15ad9a	O3CPU: Don't call dumpInsts if DEBUG is not defined ... --HG-- extra : convert_revision : 3194bde4c624d118969bfbf92282539963a72245	2008-03-06 00:27:09 -05:00
Gabe Black	66aaabf4ae	X86: Don't map the local APIC into the physical address space in SE mode. ... --HG-- extra : convert_revision : b7103974b12130bbf43583c4cb5294b808add208	2008-03-01 00:05:12 -05:00
Steve Reinhardt	19dfde2317	Automated merge with ssh://daystrom.m5sim.org//repo/m5 ... --HG-- extra : convert_revision : f4bcd342e7abb86ca83840b723e6ab0b861ecf5b	2008-02-27 18:18:56 -05:00
Korey Sewell	8fb74c238c	Add comments in code to describe bug conditions. ... This should help if somebody gets to the bug fix before me (or someone else)... --HG-- extra : convert_revision : 0ae64c58ef4f7b02996f31e9e9e6bfad344719e2	2008-02-27 17:50:29 -05:00
Korey Sewell	b45cf21a8e	Fix Load/Store Queue squashing after a SMT thread is removed but ensuring ... you are squashing from the current instruction # causing the thread exit. --HG-- extra : convert_revision : ccbeece7dd1d5fee43f30ab19370908972113473	2008-02-27 16:53:08 -05:00
Korey Sewell	34715cc691	Fix offset in removeThread() function so that float registers start freeing up ... from the right point (#32 usually) instead of restarting at 0 and double-freeing. Commented out assert line in free_list.hh that will check for when double-free condition goes bad. --HG-- extra : convert_revision : 08d5f9b6a874736e487d101e85c22aaa67bf59ae	2008-02-27 16:48:33 -05:00
Steve Reinhardt	e6d6adc731	Revamp cache timing access mshr check to make stats sane again. ... --HG-- extra : convert_revision : 37009b8ee536807073b5a5ca07ed1d097a496aea	2008-02-26 22:03:28 -08:00
Rick Strong	fcfc8b8c4f	Configs: Make using Simpoints easier with some config files that support them easily ... --HG-- extra : convert_revision : 0f21829306eb68b332f03da410e6c341c8595bdd	2008-02-27 00:35:09 -05:00
Gabe Black	43ecce5fda	X86: Put in initial implementation of the local APIC. ... --HG-- extra : convert_revision : 1708a93d96b819e64ed456c75dbb5325ac8114a8	2008-02-26 23:39:53 -05:00
Gabe Black	98d2ca403e	X86: Implement the INVLPG instruction and the TIA microop. ... --HG-- extra : convert_revision : 31db1ee082f6c3ca5443cba1eb335e408661ead2	2008-02-26 23:39:22 -05:00
Gabe Black	8b4796a367	TLB: Make a TLB base class and put a virtual demapPage function in it. ... --HG-- extra : convert_revision : cc0e62a5a337fd5bf332ad33bed61c0d505a936f	2008-02-26 23:38:51 -05:00
Gabe Black	7bde0285e5	X86: Get PCI config space to work, and adjust address space prefix numbering scheme. ... --HG-- extra : convert_revision : 2b382f478ee8cde3a35aa4c105196f200bc7afa6	2008-02-26 23:38:01 -05:00
Steve Reinhardt	bdf3323915	Cache: better comments particularly regarding writeback situation. ... --HG-- extra : convert_revision : 59ff9ee63ee0fec5a7dfc27b485b737455ccf362	2008-02-26 20:17:26 -08:00
Gabe Black	ec1a4cbbc7	Bus: Fix the bus timing to be more realistic. ... --HG-- extra : convert_revision : acd70dc98ab840e55b114706fbb6afb2a95e54bc	2008-02-26 02:20:08 -05:00