sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

X86: Implement the xadd instruction.

Browse source
This commit is contained in:
Gabe Black 2009-01-25 20:33:27 -08:00
parent 3c5988b86c
commit 52defeb4e7
2 changed files with 24 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/arch/x86/isa/decoder/two_byte_opcodes.isa
View file

@ -870,8 +870,8 @@
0x7: Inst::MOVSX_W(Gv,Ev);
}
0x18: decode OPCODE_OP_BOTTOM3 {
0x0: xadd_Eb_Gb();
0x1: xadd_Ev_Gv();
0x0: Inst::XADD(Eb,Gb);
0x1: Inst::XADD(Ev,Gv);
//0x7: group9();
0x7: decode MODRM_REG {
0x1: cmpxchg_Mq();

24
src/arch/x86/isa/insts/general_purpose/semaphores.py
View file

@ -78,10 +78,30 @@ def macroop CMPXCHG_P_R {
st t1, seg, riprel, disp
mov rax, rax, t1, flags=(nCZF,)
};
def macroop XADD_M_R {
ldst t1, seg, sib, disp
add t2, t1, reg, flags=(OF,SF,ZF,AF,PF,CF)
st t2, seg, sib, disp
mov reg, reg, t1
};
def macroop XADD_P_R {
rdip t7
ldst t1, seg, riprel, disp
add t2, t1, reg, flags=(OF,SF,ZF,AF,PF,CF)
st t2, seg, riprel, disp
mov reg, reg, t1
};
def macroop XADD_R_R {
add t2, regm, reg, flags=(OF,SF,ZF,AF,PF,CF)
mov regm, regm, reg
mov reg, reg, t2
};
'''
#let {{
# class XADD(Inst):
# "GenFault ${new UnimpInstFault}"
# class XCHG(Inst):
# "GenFault ${new UnimpInstFault}"
#}};