2006-08-16 20:45:12 +02:00
|
|
|
|
|
|
|
---------- Begin Simulation Statistics ----------
|
2007-04-23 18:13:19 +02:00
|
|
|
sim_seconds 0.000003 # Number of seconds simulated
|
2012-08-15 16:38:05 +02:00
|
|
|
sim_ticks 2907000 # Number of ticks simulated
|
|
|
|
final_tick 2907000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
2011-09-09 10:35:05 +02:00
|
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
2014-05-10 00:58:50 +02:00
|
|
|
host_inst_rate 1298058 # Simulator instruction rate (inst/s)
|
|
|
|
host_op_rate 1293725 # Simulator op (including micro ops) rate (op/s)
|
|
|
|
host_tick_rate 644853594 # Simulator tick rate (ticks/s)
|
|
|
|
host_mem_usage 255756 # Number of bytes of host memory used
|
|
|
|
host_seconds 0.00 # Real time elapsed on the host
|
2012-08-15 16:38:05 +02:00
|
|
|
sim_insts 5814 # Number of instructions simulated
|
|
|
|
sim_ops 5814 # Number of ops (including micro ops) simulated
|
2014-01-24 22:29:33 +01:00
|
|
|
system.voltage_domain.voltage 1 # Voltage in Volts
|
|
|
|
system.clk_domain.clock 1000 # Clock period in ticks
|
2012-08-15 16:38:05 +02:00
|
|
|
system.physmem.bytes_read::cpu.inst 23260 # Number of bytes read from this memory
|
|
|
|
system.physmem.bytes_read::cpu.data 4374 # Number of bytes read from this memory
|
|
|
|
system.physmem.bytes_read::total 27634 # Number of bytes read from this memory
|
|
|
|
system.physmem.bytes_inst_read::cpu.inst 23260 # Number of instructions bytes read from this memory
|
|
|
|
system.physmem.bytes_inst_read::total 23260 # Number of instructions bytes read from this memory
|
2012-06-05 07:23:16 +02:00
|
|
|
system.physmem.bytes_written::cpu.data 3658 # Number of bytes written to this memory
|
|
|
|
system.physmem.bytes_written::total 3658 # Number of bytes written to this memory
|
2012-08-15 16:38:05 +02:00
|
|
|
system.physmem.num_reads::cpu.inst 5815 # Number of read requests responded to by this memory
|
|
|
|
system.physmem.num_reads::cpu.data 1163 # Number of read requests responded to by this memory
|
|
|
|
system.physmem.num_reads::total 6978 # Number of read requests responded to by this memory
|
2012-06-05 07:23:16 +02:00
|
|
|
system.physmem.num_writes::cpu.data 925 # Number of write requests responded to by this memory
|
|
|
|
system.physmem.num_writes::total 925 # Number of write requests responded to by this memory
|
2012-08-15 16:38:05 +02:00
|
|
|
system.physmem.bw_read::cpu.inst 8001375989 # Total read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_read::cpu.data 1504643963 # Total read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_read::total 9506019952 # Total read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_inst_read::cpu.inst 8001375989 # Instruction read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_inst_read::total 8001375989 # Instruction read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_write::cpu.data 1258341933 # Write bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_write::total 1258341933 # Write bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_total::cpu.inst 8001375989 # Total bandwidth to/from this memory (bytes/s)
|
|
|
|
system.physmem.bw_total::cpu.data 2762985896 # Total bandwidth to/from this memory (bytes/s)
|
|
|
|
system.physmem.bw_total::total 10764361885 # Total bandwidth to/from this memory (bytes/s)
|
2013-05-30 18:54:18 +02:00
|
|
|
system.membus.throughput 10764361885 # Throughput (bytes/s)
|
|
|
|
system.membus.data_through_bus 31292 # Total data (bytes)
|
|
|
|
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
|
2014-01-24 22:29:33 +01:00
|
|
|
system.cpu_clk_domain.clock 500 # Clock period in ticks
|
2008-07-22 23:00:45 +02:00
|
|
|
system.cpu.dtb.read_hits 0 # DTB read hits
|
|
|
|
system.cpu.dtb.read_misses 0 # DTB read misses
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.dtb.read_accesses 0 # DTB read accesses
|
2008-07-22 23:00:45 +02:00
|
|
|
system.cpu.dtb.write_hits 0 # DTB write hits
|
|
|
|
system.cpu.dtb.write_misses 0 # DTB write misses
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.dtb.write_accesses 0 # DTB write accesses
|
|
|
|
system.cpu.dtb.hits 0 # DTB hits
|
|
|
|
system.cpu.dtb.misses 0 # DTB misses
|
|
|
|
system.cpu.dtb.accesses 0 # DTB accesses
|
2008-07-22 23:00:45 +02:00
|
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
2008-07-22 23:00:45 +02:00
|
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
|
|
system.cpu.itb.hits 0 # DTB hits
|
|
|
|
system.cpu.itb.misses 0 # DTB misses
|
|
|
|
system.cpu.itb.accesses 0 # DTB accesses
|
|
|
|
system.cpu.workload.num_syscalls 8 # Number of system calls
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.numCycles 5815 # number of cpu cycles simulated
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.committedInsts 5814 # Number of instructions committed
|
|
|
|
system.cpu.committedOps 5814 # Number of ops (including micro ops) committed
|
|
|
|
system.cpu.num_int_alu_accesses 5113 # Number of integer alu accesses
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses
|
|
|
|
system.cpu.num_func_calls 194 # number of times a function call or return occured
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.num_conditional_control_insts 676 # number of instructions that are conditional controls
|
|
|
|
system.cpu.num_int_insts 5113 # number of integer instructions
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.num_fp_insts 2 # number of float instructions
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.num_int_register_reads 7284 # number of times the integer registers were read
|
|
|
|
system.cpu.num_int_register_writes 3397 # number of times the integer registers were written
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.num_fp_register_reads 3 # number of times the floating registers were read
|
|
|
|
system.cpu.num_fp_register_writes 1 # number of times the floating registers were written
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.num_mem_refs 2089 # number of memory refs
|
|
|
|
system.cpu.num_load_insts 1163 # Number of load instructions
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.num_store_insts 926 # Number of store instructions
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.num_idle_cycles 0 # Number of idle cycles
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.num_busy_cycles 5815 # Number of busy cycles
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
2014-02-16 18:40:34 +01:00
|
|
|
system.cpu.Branches 915 # Number of branches fetched
|
2014-05-10 00:58:50 +02:00
|
|
|
system.cpu.op_class::No_OpClass 657 11.30% 11.30% # Class of executed instruction
|
|
|
|
system.cpu.op_class::IntAlu 3063 52.67% 63.97% # Class of executed instruction
|
|
|
|
system.cpu.op_class::IntMult 3 0.05% 64.02% # Class of executed instruction
|
|
|
|
system.cpu.op_class::IntDiv 1 0.02% 64.04% # Class of executed instruction
|
|
|
|
system.cpu.op_class::FloatAdd 2 0.03% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::FloatCmp 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::FloatCvt 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::FloatMult 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::FloatDiv 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::FloatSqrt 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdAdd 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdAddAcc 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdAlu 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdCmp 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdCvt 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdMisc 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdMult 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdMultAcc 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdShift 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdShiftAcc 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdSqrt 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdFloatAdd 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdFloatAlu 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdFloatCmp 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdFloatCvt 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdFloatDiv 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdFloatMisc 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdFloatMult 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::SimdFloatSqrt 0 0.00% 64.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::MemRead 1163 20.00% 84.08% # Class of executed instruction
|
|
|
|
system.cpu.op_class::MemWrite 926 15.92% 100.00% # Class of executed instruction
|
|
|
|
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
|
|
|
|
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
|
|
|
|
system.cpu.op_class::total 5815 # Class of executed instruction
|
2006-08-16 20:45:12 +02:00
|
|
|
|
|
|
|
---------- End Simulation Statistics ----------
|