2006-08-17 00:48:15 +02:00
|
|
|
[root]
|
|
|
|
type=Root
|
|
|
|
children=system
|
2011-02-08 04:23:13 +01:00
|
|
|
time_sync_enable=false
|
|
|
|
time_sync_period=100000000000
|
|
|
|
time_sync_spin_threshold=100000000
|
2006-08-17 00:48:15 +02:00
|
|
|
|
|
|
|
[system]
|
|
|
|
type=System
|
|
|
|
children=cpu membus physmem
|
|
|
|
mem_mode=atomic
|
2012-01-25 18:19:50 +01:00
|
|
|
memories=system.physmem
|
|
|
|
num_work_ids=16
|
2006-08-17 00:48:15 +02:00
|
|
|
physmem=system.physmem
|
2011-02-08 04:23:13 +01:00
|
|
|
work_begin_ckpt_count=0
|
|
|
|
work_begin_cpu_id_exit=-1
|
|
|
|
work_begin_exit_count=0
|
|
|
|
work_cpus_ckpt_count=0
|
|
|
|
work_end_ckpt_count=0
|
|
|
|
work_end_exit_count=0
|
|
|
|
work_item_id=-1
|
2012-01-25 18:19:50 +01:00
|
|
|
system_port=system.membus.port[0]
|
2006-08-17 00:48:15 +02:00
|
|
|
|
|
|
|
[system.cpu]
|
|
|
|
type=AtomicSimpleCPU
|
2007-08-27 05:27:53 +02:00
|
|
|
children=dtb itb tracer workload
|
2009-02-16 18:09:45 +01:00
|
|
|
checker=Null
|
2007-04-23 18:13:19 +02:00
|
|
|
clock=500
|
2006-10-08 23:07:23 +02:00
|
|
|
cpu_id=0
|
2006-08-17 00:48:15 +02:00
|
|
|
defer_registration=false
|
2009-02-16 18:09:45 +01:00
|
|
|
do_checkpoint_insts=true
|
|
|
|
do_statistics_insts=true
|
2007-08-27 05:27:53 +02:00
|
|
|
dtb=system.cpu.dtb
|
2006-08-17 00:48:15 +02:00
|
|
|
function_trace=false
|
|
|
|
function_trace_start=0
|
2007-08-27 05:27:53 +02:00
|
|
|
itb=system.cpu.itb
|
2006-08-17 00:48:15 +02:00
|
|
|
max_insts_all_threads=0
|
|
|
|
max_insts_any_thread=0
|
|
|
|
max_loads_all_threads=0
|
|
|
|
max_loads_any_thread=0
|
2008-09-28 23:16:26 +02:00
|
|
|
numThreads=1
|
2007-04-23 18:13:19 +02:00
|
|
|
phase=0
|
2006-10-08 23:07:23 +02:00
|
|
|
progress_interval=0
|
2008-07-22 23:00:18 +02:00
|
|
|
simulate_data_stalls=false
|
|
|
|
simulate_inst_stalls=false
|
2006-08-17 00:48:15 +02:00
|
|
|
system=system
|
2007-08-04 00:04:30 +02:00
|
|
|
tracer=system.cpu.tracer
|
2006-08-17 00:48:15 +02:00
|
|
|
width=1
|
|
|
|
workload=system.cpu.workload
|
2012-01-25 18:19:50 +01:00
|
|
|
dcache_port=system.membus.port[3]
|
|
|
|
icache_port=system.membus.port[2]
|
2006-08-17 00:48:15 +02:00
|
|
|
|
2007-08-27 05:27:53 +02:00
|
|
|
[system.cpu.dtb]
|
2009-04-09 07:21:30 +02:00
|
|
|
type=SparcTLB
|
2007-08-27 05:27:53 +02:00
|
|
|
size=64
|
|
|
|
|
|
|
|
[system.cpu.itb]
|
2009-04-09 07:21:30 +02:00
|
|
|
type=SparcTLB
|
2007-08-27 05:27:53 +02:00
|
|
|
size=64
|
|
|
|
|
2007-08-04 00:04:30 +02:00
|
|
|
[system.cpu.tracer]
|
|
|
|
type=ExeTracer
|
|
|
|
|
2006-08-17 00:48:15 +02:00
|
|
|
[system.cpu.workload]
|
|
|
|
type=LiveProcess
|
|
|
|
cmd=hello
|
2007-04-23 18:13:19 +02:00
|
|
|
cwd=
|
2006-10-08 23:07:23 +02:00
|
|
|
egid=100
|
2006-08-17 00:48:15 +02:00
|
|
|
env=
|
2008-07-25 01:31:54 +02:00
|
|
|
errout=cerr
|
2006-10-08 23:07:23 +02:00
|
|
|
euid=100
|
2011-02-08 04:23:13 +01:00
|
|
|
executable=/dist/m5/regression/test-progs/hello/bin/sparc/linux/hello
|
2006-10-08 23:07:23 +02:00
|
|
|
gid=100
|
2006-08-17 00:48:15 +02:00
|
|
|
input=cin
|
2007-11-29 09:00:02 +01:00
|
|
|
max_stack_size=67108864
|
2006-08-17 00:48:15 +02:00
|
|
|
output=cout
|
2006-10-08 23:07:23 +02:00
|
|
|
pid=100
|
|
|
|
ppid=99
|
2008-07-22 23:00:18 +02:00
|
|
|
simpoint=0
|
2006-08-17 00:48:15 +02:00
|
|
|
system=system
|
2006-10-08 23:07:23 +02:00
|
|
|
uid=100
|
2006-08-17 00:48:15 +02:00
|
|
|
|
|
|
|
[system.membus]
|
|
|
|
type=Bus
|
2007-05-16 01:25:35 +02:00
|
|
|
block_size=64
|
2006-08-17 00:48:15 +02:00
|
|
|
bus_id=0
|
2006-10-27 08:21:09 +02:00
|
|
|
clock=1000
|
2008-07-22 23:00:18 +02:00
|
|
|
header_cycles=1
|
2010-08-17 14:06:22 +02:00
|
|
|
use_default_range=false
|
2006-10-27 08:21:09 +02:00
|
|
|
width=64
|
2012-01-25 18:19:50 +01:00
|
|
|
port=system.system_port system.physmem.port[0] system.cpu.icache_port system.cpu.dcache_port
|
2006-08-17 00:48:15 +02:00
|
|
|
|
|
|
|
[system.physmem]
|
|
|
|
type=PhysicalMemory
|
|
|
|
file=
|
2008-09-28 23:16:26 +02:00
|
|
|
latency=30000
|
2008-07-22 23:00:18 +02:00
|
|
|
latency_var=0
|
|
|
|
null=false
|
2006-08-18 06:17:21 +02:00
|
|
|
range=0:134217727
|
2007-04-23 18:13:19 +02:00
|
|
|
zero=false
|
2012-01-25 18:19:50 +01:00
|
|
|
port=system.membus.port[1]
|
2006-08-17 00:48:15 +02:00
|
|
|
|