2012-07-11 07:51:55 +02:00
|
|
|
Real time: Jul/10/2012 17:34:42
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
Profiler Stats
|
|
|
|
--------------
|
2012-06-05 07:23:16 +02:00
|
|
|
Elapsed_time_in_seconds: 0
|
|
|
|
Elapsed_time_in_minutes: 0
|
|
|
|
Elapsed_time_in_hours: 0
|
|
|
|
Elapsed_time_in_days: 0
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2012-07-11 07:51:55 +02:00
|
|
|
Virtual_time_in_seconds: 0.58
|
|
|
|
Virtual_time_in_minutes: 0.00966667
|
|
|
|
Virtual_time_in_hours: 0.000161111
|
|
|
|
Virtual_time_in_days: 6.71296e-06
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
Ruby_current_time: 349711
|
2010-01-30 05:29:40 +01:00
|
|
|
Ruby_start_time: 0
|
2012-04-07 01:16:24 +02:00
|
|
|
Ruby_cycles: 349711
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2012-07-11 07:51:55 +02:00
|
|
|
mbytes_resident: 41.8008
|
|
|
|
mbytes_total: 225.551
|
|
|
|
resident_ratio: 0.185362
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
ruby_cycles_executed: [ 349712 ]
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
Busy Controller Counts:
|
|
|
|
L1Cache-0:0
|
|
|
|
L2Cache-0:0
|
|
|
|
Directory-0:0
|
|
|
|
|
|
|
|
|
|
|
|
Busy Bank Count:0
|
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 994 average: 15.841 | standard deviation: 1.12331 | 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 39 941 ]
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
All Non-Zero Cycle Demand Cache Accesses
|
|
|
|
----------------------------------------
|
2012-04-07 01:16:24 +02:00
|
|
|
miss_latency: [binsize: 64 max: 8736 count: 979 average: 5661.07 | standard deviation: 2367.21 | 72 10 0 0 2 2 5 2 5 4 6 8 4 7 3 2 4 3 2 4 3 1 1 1 0 1 1 0 2 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 2 1 1 2 8 4 5 9 6 8 9 19 21 27 27 32 32 32 39 32 43 26 27 28 36 34 35 22 24 33 26 22 19 22 17 14 7 2 16 6 5 11 5 4 3 3 1 2 0 2 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
|
|
|
miss_latency_LD: [binsize: 64 max: 8339 count: 44 average: 6147 | standard deviation: 2036.5 | 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 2 2 1 1 1 1 4 4 1 1 3 2 0 2 1 1 0 3 1 1 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 1 ]
|
|
|
|
miss_latency_ST: [binsize: 64 max: 8736 count: 879 average: 5937.77 | standard deviation: 2125.68 | 69 9 0 0 2 0 3 2 2 0 3 0 1 2 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 2 1 1 2 8 4 5 9 6 8 9 19 19 25 25 31 31 31 38 28 39 25 26 25 34 34 33 21 23 33 23 21 18 21 17 13 7 2 16 5 5 11 5 3 3 3 1 1 0 1 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
|
|
|
miss_latency_IFETCH: [binsize: 16 max: 1853 count: 56 average: 936.107 | standard deviation: 353.831 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 2 0 0 0 0 0 1 0 2 0 0 1 1 2 3 0 0 0 2 0 4 2 0 1 1 1 0 4 1 0 1 0 1 1 1 1 0 0 2 2 0 0 1 0 0 1 1 0 1 0 1 1 1 1 1 2 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
|
|
|
miss_latency_NULL: [binsize: 64 max: 8736 count: 979 average: 5661.07 | standard deviation: 2367.21 | 72 10 0 0 2 2 5 2 5 4 6 8 4 7 3 2 4 3 2 4 3 1 1 1 0 1 1 0 2 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 2 1 1 2 8 4 5 9 6 8 9 19 21 27 27 32 32 32 39 32 43 26 27 28 36 34 35 22 24 33 26 22 19 22 17 14 7 2 16 6 5 11 5 4 3 3 1 2 0 2 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
2010-08-21 02:44:26 +02:00
|
|
|
miss_latency_wCC_issue_to_initial_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
miss_latency_wCC_initial_forward_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
miss_latency_wCC_forward_to_first_response: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
miss_latency_wCC_first_response_to_completion: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
imcomplete_wCC_Times: 0
|
|
|
|
miss_latency_dir_issue_to_initial_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
miss_latency_dir_initial_forward_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
miss_latency_dir_forward_to_first_response: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
miss_latency_dir_first_response_to_completion: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
imcomplete_dir_Times: 0
|
2012-04-07 01:16:24 +02:00
|
|
|
miss_latency_LD_NULL: [binsize: 64 max: 8339 count: 44 average: 6147 | standard deviation: 2036.5 | 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 2 2 1 1 1 1 4 4 1 1 3 2 0 2 1 1 0 3 1 1 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 1 ]
|
|
|
|
miss_latency_ST_NULL: [binsize: 64 max: 8736 count: 879 average: 5937.77 | standard deviation: 2125.68 | 69 9 0 0 2 0 3 2 2 0 3 0 1 2 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 2 1 1 2 8 4 5 9 6 8 9 19 19 25 25 31 31 31 38 28 39 25 26 25 34 34 33 21 23 33 23 21 18 21 17 13 7 2 16 5 5 11 5 3 3 3 1 1 0 1 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
|
|
|
miss_latency_IFETCH_NULL: [binsize: 16 max: 1853 count: 56 average: 936.107 | standard deviation: 353.831 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 2 0 0 0 0 0 1 0 2 0 0 1 1 2 3 0 0 0 2 0 4 2 0 1 1 1 0 4 1 0 1 0 1 1 1 1 0 0 2 2 0 0 1 0 0 1 1 0 1 0 1 1 1 1 1 2 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
All Non-Zero Cycle SW Prefetch Requests
|
|
|
|
------------------------------------
|
|
|
|
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
Request vs. RubySystem State Profile
|
|
|
|
--------------------------------
|
|
|
|
|
|
|
|
|
|
|
|
filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
|
|
|
|
Message Delayed Cycles
|
|
|
|
----------------------
|
2012-04-07 01:16:24 +02:00
|
|
|
Total_delay_cycles: [binsize: 64 max: 1964 count: 6930 average: 44.9837 | standard deviation: 177.937 | 6277 162 19 77 35 23 39 25 31 46 31 47 16 29 20 14 5 2 2 5 1 3 4 7 1 3 1 1 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
|
|
|
Total_nonPF_delay_cycles: [binsize: 1 max: 10 count: 4452 average: 0.269093 | standard deviation: 0.946561 | 4000 119 113 132 37 23 14 8 1 4 1 ]
|
|
|
|
virtual_network_0_delay_cycles: [binsize: 64 max: 1964 count: 2478 average: 125.318 | standard deviation: 280.209 | 1825 162 19 77 35 23 39 25 31 46 31 47 16 29 20 14 5 2 2 5 1 3 4 7 1 3 1 1 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
2012-08-25 22:49:07 +02:00
|
|
|
virtual_network_1_delay_cycles: [binsize: 1 max: 10 count: 3903 average: 0.282603 | standard deviation: 0.959989 | 3479 115 110 122 32 19 13 8 1 3 1 ]
|
2012-04-07 01:16:24 +02:00
|
|
|
virtual_network_2_delay_cycles: [binsize: 1 max: 9 count: 549 average: 0.173042 | standard deviation: 0.84036 | 521 4 3 10 5 4 1 0 0 1 ]
|
2012-08-25 22:49:07 +02:00
|
|
|
virtual_network_3_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
2010-01-30 05:29:40 +01:00
|
|
|
virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_8_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_9_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
|
|
|
|
Resource Usage
|
|
|
|
--------------
|
|
|
|
page_size: 4096
|
2011-02-09 03:07:54 +01:00
|
|
|
user_time: 0
|
2010-01-30 05:29:40 +01:00
|
|
|
system_time: 0
|
2012-07-11 07:51:55 +02:00
|
|
|
page_reclaims: 11853
|
2012-02-12 23:07:43 +01:00
|
|
|
page_faults: 0
|
2010-01-30 05:29:40 +01:00
|
|
|
swaps: 0
|
2012-04-07 01:16:24 +02:00
|
|
|
block_inputs: 0
|
2012-07-11 07:51:55 +02:00
|
|
|
block_outputs: 0
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
Network Stats
|
|
|
|
-------------
|
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
total_msg_count_Control: 5280 42240
|
2012-02-12 20:22:04 +01:00
|
|
|
total_msg_count_Request_Control: 1647 13176
|
2012-04-07 01:16:24 +02:00
|
|
|
total_msg_count_Response_Data: 7584 546048
|
|
|
|
total_msg_count_Response_Control: 7733 61864
|
|
|
|
total_msg_count_Writeback_Data: 3603 259416
|
|
|
|
total_msg_count_Writeback_Control: 108 864
|
|
|
|
total_msgs: 25955 total_bytes: 923608
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2010-01-30 05:29:40 +01:00
|
|
|
switch_0_inlinks: 2
|
|
|
|
switch_0_outlinks: 2
|
2012-04-07 01:16:24 +02:00
|
|
|
links_utilized_percent_switch_0: 1.57251
|
|
|
|
links_utilized_percent_switch_0_link_0: 1.33853 bw: 16000 base_latency: 1
|
|
|
|
links_utilized_percent_switch_0_link_1: 1.80649 bw: 16000 base_latency: 1
|
2012-02-12 20:22:04 +01:00
|
|
|
|
|
|
|
outgoing_messages_switch_0_link_0_Request_Control: 549 4392 [ 549 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
2012-04-07 01:16:24 +02:00
|
|
|
outgoing_messages_switch_0_link_0_Response_Data: 897 64584 [ 0 897 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_0_link_0_Response_Control: 740 5920 [ 0 740 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_0_link_1_Control: 898 7184 [ 898 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_0_link_1_Response_Control: 892 7136 [ 0 52 840 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_0_link_1_Writeback_Data: 1201 86472 [ 704 497 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_0_link_1_Writeback_Control: 36 288 [ 36 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
switch_1_inlinks: 2
|
|
|
|
switch_1_outlinks: 2
|
2012-04-07 01:16:24 +02:00
|
|
|
links_utilized_percent_switch_1: 2.75106
|
|
|
|
links_utilized_percent_switch_1_link_0: 3.03694 bw: 16000 base_latency: 1
|
|
|
|
links_utilized_percent_switch_1_link_1: 2.46518 bw: 16000 base_latency: 1
|
|
|
|
|
|
|
|
outgoing_messages_switch_1_link_0_Control: 898 7184 [ 898 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_0_Response_Data: 861 61992 [ 0 861 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_0_Response_Control: 1749 13992 [ 0 909 840 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_0_Writeback_Data: 1201 86472 [ 704 497 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_0_Writeback_Control: 36 288 [ 36 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_1_Control: 862 6896 [ 862 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
2012-02-12 20:22:04 +01:00
|
|
|
outgoing_messages_switch_1_link_1_Request_Control: 549 4392 [ 549 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
2012-04-07 01:16:24 +02:00
|
|
|
outgoing_messages_switch_1_link_1_Response_Data: 1667 120024 [ 0 1667 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_1_Response_Control: 828 6624 [ 0 828 0 0 0 0 0 0 0 0 ] base_latency: 1
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
switch_2_inlinks: 2
|
|
|
|
switch_2_outlinks: 2
|
2012-04-07 01:16:24 +02:00
|
|
|
links_utilized_percent_switch_2: 1.17862
|
|
|
|
links_utilized_percent_switch_2_link_0: 1.12664 bw: 16000 base_latency: 1
|
|
|
|
links_utilized_percent_switch_2_link_1: 1.23059 bw: 16000 base_latency: 1
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
outgoing_messages_switch_2_link_0_Control: 862 6896 [ 862 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_2_link_0_Response_Data: 770 55440 [ 0 770 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_2_link_0_Response_Control: 88 704 [ 0 88 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_2_link_1_Response_Data: 861 61992 [ 0 861 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_2_link_1_Response_Control: 858 6864 [ 0 858 0 0 0 0 0 0 0 0 ] base_latency: 1
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
switch_3_inlinks: 3
|
|
|
|
switch_3_outlinks: 3
|
2012-04-07 01:16:24 +02:00
|
|
|
links_utilized_percent_switch_3: 1.83409
|
|
|
|
links_utilized_percent_switch_3_link_0: 1.33853 bw: 16000 base_latency: 1
|
|
|
|
links_utilized_percent_switch_3_link_1: 3.03708 bw: 16000 base_latency: 1
|
|
|
|
links_utilized_percent_switch_3_link_2: 1.12664 bw: 16000 base_latency: 1
|
2012-02-12 20:22:04 +01:00
|
|
|
|
|
|
|
outgoing_messages_switch_3_link_0_Request_Control: 549 4392 [ 549 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
2012-04-07 01:16:24 +02:00
|
|
|
outgoing_messages_switch_3_link_0_Response_Data: 897 64584 [ 0 897 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_3_link_0_Response_Control: 740 5920 [ 0 740 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_3_link_1_Control: 898 7184 [ 898 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_3_link_1_Response_Data: 861 61992 [ 0 861 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_3_link_1_Response_Control: 1750 14000 [ 0 910 840 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_3_link_1_Writeback_Data: 1201 86472 [ 704 497 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_3_link_1_Writeback_Control: 36 288 [ 36 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_3_link_2_Control: 862 6896 [ 862 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_3_link_2_Response_Data: 770 55440 [ 0 770 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_3_link_2_Response_Control: 88 704 [ 0 88 0 0 0 0 0 0 0 0 ] base_latency: 1
|
2011-01-14 05:48:03 +01:00
|
|
|
|
|
|
|
Cache Stats: system.l1_cntrl0.L1IcacheMemory
|
2012-04-07 01:16:24 +02:00
|
|
|
system.l1_cntrl0.L1IcacheMemory_total_misses: 56
|
|
|
|
system.l1_cntrl0.L1IcacheMemory_total_demand_misses: 56
|
2011-01-14 05:48:03 +01:00
|
|
|
system.l1_cntrl0.L1IcacheMemory_total_prefetches: 0
|
|
|
|
system.l1_cntrl0.L1IcacheMemory_total_sw_prefetches: 0
|
|
|
|
system.l1_cntrl0.L1IcacheMemory_total_hw_prefetches: 0
|
|
|
|
|
2012-01-25 18:19:50 +01:00
|
|
|
system.l1_cntrl0.L1IcacheMemory_request_type_IFETCH: 100%
|
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
system.l1_cntrl0.L1IcacheMemory_access_mode_type_Supervisor: 56 100%
|
2011-01-14 05:48:03 +01:00
|
|
|
|
|
|
|
Cache Stats: system.l1_cntrl0.L1DcacheMemory
|
2012-04-07 01:16:24 +02:00
|
|
|
system.l1_cntrl0.L1DcacheMemory_total_misses: 842
|
|
|
|
system.l1_cntrl0.L1DcacheMemory_total_demand_misses: 842
|
2011-01-14 05:48:03 +01:00
|
|
|
system.l1_cntrl0.L1DcacheMemory_total_prefetches: 0
|
|
|
|
system.l1_cntrl0.L1DcacheMemory_total_sw_prefetches: 0
|
|
|
|
system.l1_cntrl0.L1DcacheMemory_total_hw_prefetches: 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
system.l1_cntrl0.L1DcacheMemory_request_type_LD: 4.86936%
|
|
|
|
system.l1_cntrl0.L1DcacheMemory_request_type_ST: 95.1306%
|
2012-01-25 18:19:50 +01:00
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
system.l1_cntrl0.L1DcacheMemory_access_mode_type_Supervisor: 842 100%
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
--- L1Cache ---
|
2010-01-30 05:29:40 +01:00
|
|
|
- Event Counts -
|
2012-04-07 01:16:24 +02:00
|
|
|
Load [45 ] 45
|
|
|
|
Ifetch [62 ] 62
|
|
|
|
Store [879 ] 879
|
2012-02-12 20:22:04 +01:00
|
|
|
Inv [549 ] 549
|
2012-04-07 01:16:24 +02:00
|
|
|
L1_Replacement [10481 ] 10481
|
2010-08-21 02:44:26 +02:00
|
|
|
Fwd_GETX [0 ] 0
|
|
|
|
Fwd_GETS [0 ] 0
|
|
|
|
Fwd_GET_INSTR [0 ] 0
|
|
|
|
Data [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
Data_Exclusive [40 ] 40
|
2010-08-21 02:44:26 +02:00
|
|
|
DataS_fromL1 [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
Data_all_Acks [857 ] 857
|
2010-08-21 02:44:26 +02:00
|
|
|
Ack [0 ] 0
|
|
|
|
Ack_all [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
WB_Ack [740 ] 740
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
- Transitions -
|
2012-04-07 01:16:24 +02:00
|
|
|
NP Load [41 ] 41
|
|
|
|
NP Ifetch [56 ] 56
|
|
|
|
NP Store [801 ] 801
|
|
|
|
NP Inv [1 ] 1
|
2010-08-21 02:44:26 +02:00
|
|
|
NP L1_Replacement [0 ] 0
|
|
|
|
|
|
|
|
I Load [0 ] 0
|
2011-04-29 02:18:16 +02:00
|
|
|
I Ifetch [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
I Store [0 ] 0
|
|
|
|
I Inv [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
I L1_Replacement [146 ] 146
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
S Load [0 ] 0
|
|
|
|
S Ifetch [0 ] 0
|
|
|
|
S Store [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
S Inv [27 ] 27
|
2012-02-12 20:22:04 +01:00
|
|
|
S L1_Replacement [7 ] 7
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
E Load [0 ] 0
|
|
|
|
E Ifetch [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
E Store [1 ] 1
|
|
|
|
E Inv [2 ] 2
|
|
|
|
E L1_Replacement [36 ] 36
|
2010-08-21 02:44:26 +02:00
|
|
|
E Fwd_GETX [0 ] 0
|
|
|
|
E Fwd_GETS [0 ] 0
|
|
|
|
E Fwd_GET_INSTR [0 ] 0
|
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
M Load [4 ] 4
|
2010-08-21 02:44:26 +02:00
|
|
|
M Ifetch [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
M Store [77 ] 77
|
|
|
|
M Inv [97 ] 97
|
|
|
|
M L1_Replacement [704 ] 704
|
2010-08-21 02:44:26 +02:00
|
|
|
M Fwd_GETX [0 ] 0
|
|
|
|
M Fwd_GETS [0 ] 0
|
|
|
|
M Fwd_GET_INSTR [0 ] 0
|
|
|
|
|
|
|
|
IS Load [0 ] 0
|
|
|
|
IS Ifetch [0 ] 0
|
|
|
|
IS Store [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
IS Inv [22 ] 22
|
|
|
|
IS L1_Replacement [508 ] 508
|
|
|
|
IS Data_Exclusive [40 ] 40
|
2010-08-21 02:44:26 +02:00
|
|
|
IS DataS_fromL1 [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
IS Data_all_Acks [34 ] 34
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
IM Load [0 ] 0
|
|
|
|
IM Ifetch [0 ] 0
|
|
|
|
IM Store [0 ] 0
|
|
|
|
IM Inv [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
IM L1_Replacement [9080 ] 9080
|
2010-08-21 02:44:26 +02:00
|
|
|
IM Data [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
IM Data_all_Acks [801 ] 801
|
2010-08-21 02:44:26 +02:00
|
|
|
IM Ack [0 ] 0
|
|
|
|
|
|
|
|
SM Load [0 ] 0
|
|
|
|
SM Ifetch [0 ] 0
|
|
|
|
SM Store [0 ] 0
|
|
|
|
SM Inv [0 ] 0
|
|
|
|
SM L1_Replacement [0 ] 0
|
|
|
|
SM Ack [0 ] 0
|
|
|
|
SM Ack_all [0 ] 0
|
|
|
|
|
|
|
|
IS_I Load [0 ] 0
|
|
|
|
IS_I Ifetch [0 ] 0
|
|
|
|
IS_I Store [0 ] 0
|
|
|
|
IS_I Inv [0 ] 0
|
2011-04-29 02:18:16 +02:00
|
|
|
IS_I L1_Replacement [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
IS_I Data_Exclusive [0 ] 0
|
|
|
|
IS_I DataS_fromL1 [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
IS_I Data_all_Acks [22 ] 22
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
M_I Load [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
M_I Ifetch [6 ] 6
|
2012-02-12 20:22:04 +01:00
|
|
|
M_I Store [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
M_I Inv [400 ] 400
|
2010-08-21 02:44:26 +02:00
|
|
|
M_I L1_Replacement [0 ] 0
|
|
|
|
M_I Fwd_GETX [0 ] 0
|
|
|
|
M_I Fwd_GETS [0 ] 0
|
|
|
|
M_I Fwd_GET_INSTR [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
M_I WB_Ack [340 ] 340
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2011-04-29 02:18:16 +02:00
|
|
|
SINK_WB_ACK Load [0 ] 0
|
2011-01-14 05:48:03 +01:00
|
|
|
SINK_WB_ACK Ifetch [0 ] 0
|
2012-02-12 20:22:04 +01:00
|
|
|
SINK_WB_ACK Store [0 ] 0
|
2011-01-14 05:48:03 +01:00
|
|
|
SINK_WB_ACK Inv [0 ] 0
|
|
|
|
SINK_WB_ACK L1_Replacement [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
SINK_WB_ACK WB_Ack [400 ] 400
|
2011-01-14 05:48:03 +01:00
|
|
|
|
2010-08-21 02:44:26 +02:00
|
|
|
Cache Stats: system.l2_cntrl0.L2cacheMemory
|
2012-04-07 01:16:24 +02:00
|
|
|
system.l2_cntrl0.L2cacheMemory_total_misses: 862
|
|
|
|
system.l2_cntrl0.L2cacheMemory_total_demand_misses: 862
|
2010-08-21 02:44:26 +02:00
|
|
|
system.l2_cntrl0.L2cacheMemory_total_prefetches: 0
|
|
|
|
system.l2_cntrl0.L2cacheMemory_total_sw_prefetches: 0
|
|
|
|
system.l2_cntrl0.L2cacheMemory_total_hw_prefetches: 0
|
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
system.l2_cntrl0.L2cacheMemory_request_type_GETS: 4.75638%
|
|
|
|
system.l2_cntrl0.L2cacheMemory_request_type_GET_INSTR: 5.80046%
|
|
|
|
system.l2_cntrl0.L2cacheMemory_request_type_GETX: 89.4432%
|
2012-01-25 18:19:50 +01:00
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
system.l2_cntrl0.L2cacheMemory_access_mode_type_Supervisor: 862 100%
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
--- L2Cache ---
|
2010-01-30 05:29:40 +01:00
|
|
|
- Event Counts -
|
2012-04-07 01:16:24 +02:00
|
|
|
L1_GET_INSTR [56 ] 56
|
|
|
|
L1_GETS [41 ] 41
|
|
|
|
L1_GETX [801 ] 801
|
2010-08-21 02:44:26 +02:00
|
|
|
L1_UPGRADE [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
L1_PUTX [349 ] 349
|
2012-02-12 20:22:04 +01:00
|
|
|
L1_PUTX_old [757 ] 757
|
2010-08-21 02:44:26 +02:00
|
|
|
Fwd_L1_GETX [0 ] 0
|
|
|
|
Fwd_L1_GETS [0 ] 0
|
|
|
|
Fwd_L1_GET_INSTR [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
L2_Replacement [297 ] 297
|
|
|
|
L2_Replacement_clean [1183 ] 1183
|
|
|
|
Mem_Data [861 ] 861
|
|
|
|
Mem_Ack [856 ] 856
|
|
|
|
WB_Data [473 ] 473
|
|
|
|
WB_Data_clean [24 ] 24
|
2010-08-21 02:44:26 +02:00
|
|
|
Ack [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
Ack_all [52 ] 52
|
2010-08-21 02:44:26 +02:00
|
|
|
Unblock [0 ] 0
|
|
|
|
Unblock_Cancel [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
Exclusive_Unblock [840 ] 840
|
2010-08-21 02:44:26 +02:00
|
|
|
MEM_Inv [0 ] 0
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
- Transitions -
|
2012-04-07 01:16:24 +02:00
|
|
|
NP L1_GET_INSTR [50 ] 50
|
|
|
|
NP L1_GETS [41 ] 41
|
|
|
|
NP L1_GETX [771 ] 771
|
2010-08-21 02:44:26 +02:00
|
|
|
NP L1_PUTX [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
NP L1_PUTX_old [264 ] 264
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2012-02-12 20:22:04 +01:00
|
|
|
SS L1_GET_INSTR [0 ] 0
|
|
|
|
SS L1_GETS [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
SS L1_GETX [6 ] 6
|
2010-08-21 02:44:26 +02:00
|
|
|
SS L1_UPGRADE [0 ] 0
|
|
|
|
SS L1_PUTX [0 ] 0
|
|
|
|
SS L1_PUTX_old [0 ] 0
|
|
|
|
SS L2_Replacement [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
SS L2_Replacement_clean [50 ] 50
|
2010-08-21 02:44:26 +02:00
|
|
|
SS MEM_Inv [0 ] 0
|
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
M L1_GET_INSTR [6 ] 6
|
2011-04-29 02:18:16 +02:00
|
|
|
M L1_GETS [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
M L1_GETX [24 ] 24
|
2010-08-21 02:44:26 +02:00
|
|
|
M L1_PUTX [0 ] 0
|
|
|
|
M L1_PUTX_old [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
M L2_Replacement [297 ] 297
|
|
|
|
M L2_Replacement_clean [12 ] 12
|
2010-08-21 02:44:26 +02:00
|
|
|
M MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
MT L1_GET_INSTR [0 ] 0
|
|
|
|
MT L1_GETS [0 ] 0
|
|
|
|
MT L1_GETX [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
MT L1_PUTX [340 ] 340
|
2010-08-21 02:44:26 +02:00
|
|
|
MT L1_PUTX_old [0 ] 0
|
|
|
|
MT L2_Replacement [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
MT L2_Replacement_clean [499 ] 499
|
2010-08-21 02:44:26 +02:00
|
|
|
MT MEM_Inv [0 ] 0
|
|
|
|
|
2011-01-14 05:48:03 +01:00
|
|
|
M_I L1_GET_INSTR [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
M_I L1_GETS [0 ] 0
|
2011-04-29 02:18:16 +02:00
|
|
|
M_I L1_GETX [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
M_I L1_UPGRADE [0 ] 0
|
|
|
|
M_I L1_PUTX [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
M_I L1_PUTX_old [136 ] 136
|
|
|
|
M_I Mem_Ack [856 ] 856
|
2010-08-21 02:44:26 +02:00
|
|
|
M_I MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
MT_I L1_GET_INSTR [0 ] 0
|
|
|
|
MT_I L1_GETS [0 ] 0
|
|
|
|
MT_I L1_GETX [0 ] 0
|
|
|
|
MT_I L1_UPGRADE [0 ] 0
|
|
|
|
MT_I L1_PUTX [0 ] 0
|
|
|
|
MT_I L1_PUTX_old [0 ] 0
|
|
|
|
MT_I WB_Data [0 ] 0
|
|
|
|
MT_I WB_Data_clean [0 ] 0
|
|
|
|
MT_I Ack_all [0 ] 0
|
|
|
|
MT_I MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
MCT_I L1_GET_INSTR [0 ] 0
|
|
|
|
MCT_I L1_GETS [0 ] 0
|
|
|
|
MCT_I L1_GETX [0 ] 0
|
|
|
|
MCT_I L1_UPGRADE [0 ] 0
|
|
|
|
MCT_I L1_PUTX [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
MCT_I L1_PUTX_old [181 ] 181
|
|
|
|
MCT_I WB_Data [473 ] 473
|
|
|
|
MCT_I WB_Data_clean [24 ] 24
|
|
|
|
MCT_I Ack_all [2 ] 2
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
I_I L1_GET_INSTR [0 ] 0
|
|
|
|
I_I L1_GETS [0 ] 0
|
|
|
|
I_I L1_GETX [0 ] 0
|
|
|
|
I_I L1_UPGRADE [0 ] 0
|
|
|
|
I_I L1_PUTX [0 ] 0
|
|
|
|
I_I L1_PUTX_old [0 ] 0
|
|
|
|
I_I Ack [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
I_I Ack_all [50 ] 50
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
S_I L1_GET_INSTR [0 ] 0
|
|
|
|
S_I L1_GETS [0 ] 0
|
|
|
|
S_I L1_GETX [0 ] 0
|
|
|
|
S_I L1_UPGRADE [0 ] 0
|
|
|
|
S_I L1_PUTX [0 ] 0
|
|
|
|
S_I L1_PUTX_old [0 ] 0
|
|
|
|
S_I Ack [0 ] 0
|
|
|
|
S_I Ack_all [0 ] 0
|
|
|
|
S_I MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
ISS L1_GET_INSTR [0 ] 0
|
|
|
|
ISS L1_GETS [0 ] 0
|
|
|
|
ISS L1_GETX [0 ] 0
|
|
|
|
ISS L1_PUTX [0 ] 0
|
|
|
|
ISS L1_PUTX_old [0 ] 0
|
|
|
|
ISS L2_Replacement [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
ISS L2_Replacement_clean [14 ] 14
|
|
|
|
ISS Mem_Data [40 ] 40
|
2010-08-21 02:44:26 +02:00
|
|
|
ISS MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
IS L1_GET_INSTR [0 ] 0
|
|
|
|
IS L1_GETS [0 ] 0
|
|
|
|
IS L1_GETX [0 ] 0
|
|
|
|
IS L1_PUTX [0 ] 0
|
|
|
|
IS L1_PUTX_old [0 ] 0
|
|
|
|
IS L2_Replacement [0 ] 0
|
2012-02-12 20:22:04 +01:00
|
|
|
IS L2_Replacement_clean [69 ] 69
|
2012-04-07 01:16:24 +02:00
|
|
|
IS Mem_Data [50 ] 50
|
2010-08-21 02:44:26 +02:00
|
|
|
IS MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
IM L1_GET_INSTR [0 ] 0
|
|
|
|
IM L1_GETS [0 ] 0
|
|
|
|
IM L1_GETX [0 ] 0
|
|
|
|
IM L1_PUTX [0 ] 0
|
|
|
|
IM L1_PUTX_old [0 ] 0
|
|
|
|
IM L2_Replacement [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
IM L2_Replacement_clean [225 ] 225
|
|
|
|
IM Mem_Data [771 ] 771
|
2010-08-21 02:44:26 +02:00
|
|
|
IM MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
SS_MB L1_GET_INSTR [0 ] 0
|
|
|
|
SS_MB L1_GETS [0 ] 0
|
|
|
|
SS_MB L1_GETX [0 ] 0
|
|
|
|
SS_MB L1_UPGRADE [0 ] 0
|
|
|
|
SS_MB L1_PUTX [0 ] 0
|
|
|
|
SS_MB L1_PUTX_old [0 ] 0
|
|
|
|
SS_MB L2_Replacement [0 ] 0
|
|
|
|
SS_MB L2_Replacement_clean [0 ] 0
|
|
|
|
SS_MB Unblock_Cancel [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
SS_MB Exclusive_Unblock [6 ] 6
|
2010-08-21 02:44:26 +02:00
|
|
|
SS_MB MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
MT_MB L1_GET_INSTR [0 ] 0
|
|
|
|
MT_MB L1_GETS [0 ] 0
|
|
|
|
MT_MB L1_GETX [0 ] 0
|
|
|
|
MT_MB L1_UPGRADE [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
MT_MB L1_PUTX [9 ] 9
|
|
|
|
MT_MB L1_PUTX_old [176 ] 176
|
2010-08-21 02:44:26 +02:00
|
|
|
MT_MB L2_Replacement [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
MT_MB L2_Replacement_clean [314 ] 314
|
2010-08-21 02:44:26 +02:00
|
|
|
MT_MB Unblock_Cancel [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
MT_MB Exclusive_Unblock [834 ] 834
|
2010-08-21 02:44:26 +02:00
|
|
|
MT_MB MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
M_MB L1_GET_INSTR [0 ] 0
|
|
|
|
M_MB L1_GETS [0 ] 0
|
|
|
|
M_MB L1_GETX [0 ] 0
|
|
|
|
M_MB L1_UPGRADE [0 ] 0
|
|
|
|
M_MB L1_PUTX [0 ] 0
|
|
|
|
M_MB L1_PUTX_old [0 ] 0
|
|
|
|
M_MB L2_Replacement [0 ] 0
|
|
|
|
M_MB L2_Replacement_clean [0 ] 0
|
|
|
|
M_MB Exclusive_Unblock [0 ] 0
|
|
|
|
M_MB MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
MT_IIB L1_GET_INSTR [0 ] 0
|
|
|
|
MT_IIB L1_GETS [0 ] 0
|
|
|
|
MT_IIB L1_GETX [0 ] 0
|
|
|
|
MT_IIB L1_UPGRADE [0 ] 0
|
|
|
|
MT_IIB L1_PUTX [0 ] 0
|
|
|
|
MT_IIB L1_PUTX_old [0 ] 0
|
|
|
|
MT_IIB L2_Replacement [0 ] 0
|
|
|
|
MT_IIB L2_Replacement_clean [0 ] 0
|
|
|
|
MT_IIB WB_Data [0 ] 0
|
|
|
|
MT_IIB WB_Data_clean [0 ] 0
|
|
|
|
MT_IIB Unblock [0 ] 0
|
|
|
|
MT_IIB MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
MT_IB L1_GET_INSTR [0 ] 0
|
|
|
|
MT_IB L1_GETS [0 ] 0
|
|
|
|
MT_IB L1_GETX [0 ] 0
|
|
|
|
MT_IB L1_UPGRADE [0 ] 0
|
|
|
|
MT_IB L1_PUTX [0 ] 0
|
|
|
|
MT_IB L1_PUTX_old [0 ] 0
|
|
|
|
MT_IB L2_Replacement [0 ] 0
|
|
|
|
MT_IB L2_Replacement_clean [0 ] 0
|
|
|
|
MT_IB WB_Data [0 ] 0
|
|
|
|
MT_IB WB_Data_clean [0 ] 0
|
|
|
|
MT_IB Unblock_Cancel [0 ] 0
|
|
|
|
MT_IB MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
MT_SB L1_GET_INSTR [0 ] 0
|
|
|
|
MT_SB L1_GETS [0 ] 0
|
|
|
|
MT_SB L1_GETX [0 ] 0
|
|
|
|
MT_SB L1_UPGRADE [0 ] 0
|
|
|
|
MT_SB L1_PUTX [0 ] 0
|
|
|
|
MT_SB L1_PUTX_old [0 ] 0
|
|
|
|
MT_SB L2_Replacement [0 ] 0
|
|
|
|
MT_SB L2_Replacement_clean [0 ] 0
|
|
|
|
MT_SB Unblock [0 ] 0
|
|
|
|
MT_SB MEM_Inv [0 ] 0
|
|
|
|
|
|
|
|
Memory controller: system.dir_cntrl0.memBuffer:
|
2012-04-07 01:16:24 +02:00
|
|
|
memory_total_requests: 1632
|
|
|
|
memory_reads: 861
|
|
|
|
memory_writes: 770
|
|
|
|
memory_refreshes: 729
|
|
|
|
memory_total_request_delays: 1043
|
|
|
|
memory_delays_per_request: 0.639093
|
|
|
|
memory_delays_in_input_queue: 147
|
|
|
|
memory_delays_behind_head_of_bank_queue: 0
|
|
|
|
memory_delays_stalled_at_head_of_bank_queue: 896
|
|
|
|
memory_stalls_for_bank_busy: 170
|
2010-01-30 05:29:40 +01:00
|
|
|
memory_stalls_for_random_busy: 0
|
|
|
|
memory_stalls_for_anti_starvation: 0
|
2012-04-07 01:16:24 +02:00
|
|
|
memory_stalls_for_arbitration: 70
|
|
|
|
memory_stalls_for_bus: 355
|
2010-01-30 05:29:40 +01:00
|
|
|
memory_stalls_for_tfaw: 0
|
2012-04-07 01:16:24 +02:00
|
|
|
memory_stalls_for_read_write_turnaround: 230
|
|
|
|
memory_stalls_for_read_read_turnaround: 71
|
|
|
|
accesses_per_bank: 59 40 48 77 75 69 65 47 55 56 48 54 65 48 34 60 44 35 56 37 49 41 46 49 50 48 50 47 58 40 41 41
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2010-08-21 02:44:26 +02:00
|
|
|
--- Directory ---
|
2010-01-30 05:29:40 +01:00
|
|
|
- Event Counts -
|
2012-04-07 01:16:24 +02:00
|
|
|
Fetch [862 ] 862
|
|
|
|
Data [770 ] 770
|
|
|
|
Memory_Data [861 ] 861
|
|
|
|
Memory_Ack [770 ] 770
|
2010-08-21 02:44:26 +02:00
|
|
|
DMA_READ [0 ] 0
|
|
|
|
DMA_WRITE [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
CleanReplacement [88 ] 88
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
- Transitions -
|
2012-04-07 01:16:24 +02:00
|
|
|
I Fetch [862 ] 862
|
2010-08-21 02:44:26 +02:00
|
|
|
I DMA_READ [0 ] 0
|
|
|
|
I DMA_WRITE [0 ] 0
|
|
|
|
|
|
|
|
ID Fetch [0 ] 0
|
|
|
|
ID Data [0 ] 0
|
|
|
|
ID Memory_Data [0 ] 0
|
|
|
|
ID DMA_READ [0 ] 0
|
|
|
|
ID DMA_WRITE [0 ] 0
|
|
|
|
|
|
|
|
ID_W Fetch [0 ] 0
|
|
|
|
ID_W Data [0 ] 0
|
|
|
|
ID_W Memory_Ack [0 ] 0
|
|
|
|
ID_W DMA_READ [0 ] 0
|
|
|
|
ID_W DMA_WRITE [0 ] 0
|
|
|
|
|
2012-04-07 01:16:24 +02:00
|
|
|
M Data [770 ] 770
|
2010-08-21 02:44:26 +02:00
|
|
|
M DMA_READ [0 ] 0
|
|
|
|
M DMA_WRITE [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
M CleanReplacement [88 ] 88
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
IM Fetch [0 ] 0
|
|
|
|
IM Data [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
IM Memory_Data [861 ] 861
|
2010-08-21 02:44:26 +02:00
|
|
|
IM DMA_READ [0 ] 0
|
|
|
|
IM DMA_WRITE [0 ] 0
|
|
|
|
|
|
|
|
MI Fetch [0 ] 0
|
|
|
|
MI Data [0 ] 0
|
2012-04-07 01:16:24 +02:00
|
|
|
MI Memory_Ack [770 ] 770
|
2010-08-21 02:44:26 +02:00
|
|
|
MI DMA_READ [0 ] 0
|
|
|
|
MI DMA_WRITE [0 ] 0
|
|
|
|
|
|
|
|
M_DRD Data [0 ] 0
|
|
|
|
M_DRD DMA_READ [0 ] 0
|
|
|
|
M_DRD DMA_WRITE [0 ] 0
|
|
|
|
|
|
|
|
M_DRDI Fetch [0 ] 0
|
|
|
|
M_DRDI Data [0 ] 0
|
|
|
|
M_DRDI Memory_Ack [0 ] 0
|
|
|
|
M_DRDI DMA_READ [0 ] 0
|
|
|
|
M_DRDI DMA_WRITE [0 ] 0
|
|
|
|
|
|
|
|
M_DWR Data [0 ] 0
|
|
|
|
M_DWR DMA_READ [0 ] 0
|
|
|
|
M_DWR DMA_WRITE [0 ] 0
|
|
|
|
|
|
|
|
M_DWRI Fetch [0 ] 0
|
|
|
|
M_DWRI Data [0 ] 0
|
|
|
|
M_DWRI Memory_Ack [0 ] 0
|
|
|
|
M_DWRI DMA_READ [0 ] 0
|
2012-01-25 18:19:50 +01:00
|
|
|
M_DWRI DMA_WRITE [0 ] 0
|
|
|
|
|