gem5/tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/config.ini

730 lines
13 KiB
INI
Raw Normal View History

2008-11-06 00:10:30 +01:00
[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
2011-02-08 04:23:13 +01:00
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000
2008-11-06 00:10:30 +01:00
[system]
type=System
children=clk_domain cpu0 cpu1 cpu2 cpu3 cpu_clk_domain dvfs_handler l2c membus physmem toL2Bus voltage_domain
boot_osflags=a
2013-08-24 18:03:10 +02:00
cache_line_size=64
clk_domain=system.clk_domain
eventq_index=0
2015-12-28 21:43:06 +01:00
exit_on_work_items=false
init_param=0
kernel=
kernel_addr_check=true
load_addr_mask=1099511627775
load_offset=0
2008-11-06 00:10:30 +01:00
mem_mode=timing
mem_ranges=
memories=system.physmem
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
symbolfile=
2011-02-08 04:23:13 +01:00
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
2013-08-24 18:03:10 +02:00
system_port=system.membus.slave[0]
[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
2013-08-24 18:03:10 +02:00
voltage_domain=system.voltage_domain
2008-11-06 00:10:30 +01:00
[system.cpu0]
type=TimingSimpleCPU
children=dcache dtb icache interrupts isa itb tracer workload
branchPred=Null
checker=Null
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2008-11-06 00:10:30 +01:00
cpu_id=0
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
2008-11-06 00:10:30 +01:00
dtb=system.cpu0.dtb
eventq_index=0
2008-11-06 00:10:30 +01:00
function_trace=false
function_trace_start=0
interrupts=system.cpu0.interrupts
isa=system.cpu0.isa
2008-11-06 00:10:30 +01:00
itb=system.cpu0.itb
max_insts_all_threads=0
max_insts_any_thread=500000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
2008-11-06 00:10:30 +01:00
progress_interval=0
simpoint_start_insts=
socket_id=0
switched_out=false
2008-11-06 00:10:30 +01:00
system=system
tracer=system.cpu0.tracer
workload=system.cpu0.workload
dcache_port=system.cpu0.dcache.cpu_side
icache_port=system.cpu0.icache.cpu_side
[system.cpu0.dcache]
2015-08-30 19:24:19 +02:00
type=Cache
2013-08-24 18:03:10 +02:00
children=tags
addr_ranges=0:18446744073709551615
2008-11-06 00:10:30 +01:00
assoc=4
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2015-12-28 21:43:06 +01:00
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
forward_snoops=true
hit_latency=2
is_read_only=false
2008-11-06 00:10:30 +01:00
max_miss_count=0
mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
sequential_access=false
2008-11-06 00:10:30 +01:00
size=32768
system=system
2013-08-24 18:03:10 +02:00
tags=system.cpu0.dcache.tags
tgts_per_mshr=20
2008-11-06 00:10:30 +01:00
write_buffers=8
2015-12-28 21:43:06 +01:00
writeback_clean=false
2008-11-06 00:10:30 +01:00
cpu_side=system.cpu0.dcache_port
mem_side=system.toL2Bus.slave[1]
2008-11-06 00:10:30 +01:00
2013-08-24 18:03:10 +02:00
[system.cpu0.dcache.tags]
type=LRU
assoc=4
block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
2013-08-24 18:03:10 +02:00
hit_latency=2
sequential_access=false
2013-08-24 18:03:10 +02:00
size=32768
2008-11-06 00:10:30 +01:00
[system.cpu0.dtb]
type=AlphaTLB
eventq_index=0
2008-11-06 00:10:30 +01:00
size=64
[system.cpu0.icache]
2015-08-30 19:24:19 +02:00
type=Cache
2013-08-24 18:03:10 +02:00
children=tags
addr_ranges=0:18446744073709551615
2008-11-06 00:10:30 +01:00
assoc=1
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2015-12-28 21:43:06 +01:00
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
forward_snoops=true
hit_latency=2
is_read_only=true
2008-11-06 00:10:30 +01:00
max_miss_count=0
mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
sequential_access=false
2008-11-06 00:10:30 +01:00
size=32768
system=system
2013-08-24 18:03:10 +02:00
tags=system.cpu0.icache.tags
tgts_per_mshr=20
2008-11-06 00:10:30 +01:00
write_buffers=8
2015-12-28 21:43:06 +01:00
writeback_clean=true
2008-11-06 00:10:30 +01:00
cpu_side=system.cpu0.icache_port
mem_side=system.toL2Bus.slave[0]
2013-08-24 18:03:10 +02:00
[system.cpu0.icache.tags]
type=LRU
assoc=1
block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
2013-08-24 18:03:10 +02:00
hit_latency=2
sequential_access=false
2013-08-24 18:03:10 +02:00
size=32768
[system.cpu0.interrupts]
type=AlphaInterrupts
eventq_index=0
2008-11-06 00:10:30 +01:00
[system.cpu0.isa]
type=AlphaISA
eventq_index=0
system=system
2008-11-06 00:10:30 +01:00
[system.cpu0.itb]
type=AlphaTLB
eventq_index=0
2008-11-06 00:10:30 +01:00
size=48
[system.cpu0.tracer]
type=ExeTracer
eventq_index=0
2008-11-06 00:10:30 +01:00
[system.cpu0.workload]
type=EioProcess
chkpt=
errout=cerr
eventq_index=0
file=/dist/m5/regression/test-progs/anagram/bin/alpha/eio/anagram-vshort.eio.gz
2015-08-30 19:24:19 +02:00
input=cin
kvmInSE=false
2008-11-06 00:10:30 +01:00
max_stack_size=67108864
output=cout
system=system
useArchPT=false
2008-11-06 00:10:30 +01:00
[system.cpu1]
type=TimingSimpleCPU
children=dcache dtb icache interrupts isa itb tracer workload
branchPred=Null
checker=Null
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2008-11-06 00:10:30 +01:00
cpu_id=1
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
2008-11-06 00:10:30 +01:00
dtb=system.cpu1.dtb
eventq_index=0
2008-11-06 00:10:30 +01:00
function_trace=false
function_trace_start=0
interrupts=system.cpu1.interrupts
isa=system.cpu1.isa
2008-11-06 00:10:30 +01:00
itb=system.cpu1.itb
max_insts_all_threads=0
max_insts_any_thread=500000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
2008-11-06 00:10:30 +01:00
progress_interval=0
simpoint_start_insts=
socket_id=0
switched_out=false
2008-11-06 00:10:30 +01:00
system=system
tracer=system.cpu1.tracer
workload=system.cpu1.workload
dcache_port=system.cpu1.dcache.cpu_side
icache_port=system.cpu1.icache.cpu_side
[system.cpu1.dcache]
2015-08-30 19:24:19 +02:00
type=Cache
2013-08-24 18:03:10 +02:00
children=tags
addr_ranges=0:18446744073709551615
2008-11-06 00:10:30 +01:00
assoc=4
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2015-12-28 21:43:06 +01:00
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
forward_snoops=true
hit_latency=2
is_read_only=false
2008-11-06 00:10:30 +01:00
max_miss_count=0
mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
sequential_access=false
2008-11-06 00:10:30 +01:00
size=32768
system=system
2013-08-24 18:03:10 +02:00
tags=system.cpu1.dcache.tags
tgts_per_mshr=20
2008-11-06 00:10:30 +01:00
write_buffers=8
2015-12-28 21:43:06 +01:00
writeback_clean=false
2008-11-06 00:10:30 +01:00
cpu_side=system.cpu1.dcache_port
mem_side=system.toL2Bus.slave[3]
2008-11-06 00:10:30 +01:00
2013-08-24 18:03:10 +02:00
[system.cpu1.dcache.tags]
type=LRU
assoc=4
block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
2013-08-24 18:03:10 +02:00
hit_latency=2
sequential_access=false
2013-08-24 18:03:10 +02:00
size=32768
2008-11-06 00:10:30 +01:00
[system.cpu1.dtb]
type=AlphaTLB
eventq_index=0
2008-11-06 00:10:30 +01:00
size=64
[system.cpu1.icache]
2015-08-30 19:24:19 +02:00
type=Cache
2013-08-24 18:03:10 +02:00
children=tags
addr_ranges=0:18446744073709551615
2008-11-06 00:10:30 +01:00
assoc=1
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2015-12-28 21:43:06 +01:00
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
forward_snoops=true
hit_latency=2
is_read_only=true
2008-11-06 00:10:30 +01:00
max_miss_count=0
mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
sequential_access=false
2008-11-06 00:10:30 +01:00
size=32768
system=system
2013-08-24 18:03:10 +02:00
tags=system.cpu1.icache.tags
tgts_per_mshr=20
2008-11-06 00:10:30 +01:00
write_buffers=8
2015-12-28 21:43:06 +01:00
writeback_clean=true
2008-11-06 00:10:30 +01:00
cpu_side=system.cpu1.icache_port
mem_side=system.toL2Bus.slave[2]
2013-08-24 18:03:10 +02:00
[system.cpu1.icache.tags]
type=LRU
assoc=1
block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
2013-08-24 18:03:10 +02:00
hit_latency=2
sequential_access=false
2013-08-24 18:03:10 +02:00
size=32768
[system.cpu1.interrupts]
type=AlphaInterrupts
eventq_index=0
2008-11-06 00:10:30 +01:00
[system.cpu1.isa]
type=AlphaISA
eventq_index=0
system=system
2008-11-06 00:10:30 +01:00
[system.cpu1.itb]
type=AlphaTLB
eventq_index=0
2008-11-06 00:10:30 +01:00
size=48
[system.cpu1.tracer]
type=ExeTracer
eventq_index=0
2008-11-06 00:10:30 +01:00
[system.cpu1.workload]
type=EioProcess
chkpt=
errout=cerr
eventq_index=0
file=/dist/m5/regression/test-progs/anagram/bin/alpha/eio/anagram-vshort.eio.gz
2015-08-30 19:24:19 +02:00
input=cin
kvmInSE=false
2008-11-06 00:10:30 +01:00
max_stack_size=67108864
output=cout
system=system
useArchPT=false
2008-11-06 00:10:30 +01:00
[system.cpu2]
type=TimingSimpleCPU
children=dcache dtb icache interrupts isa itb tracer workload
branchPred=Null
checker=Null
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2008-11-06 00:10:30 +01:00
cpu_id=2
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
2008-11-06 00:10:30 +01:00
dtb=system.cpu2.dtb
eventq_index=0
2008-11-06 00:10:30 +01:00
function_trace=false
function_trace_start=0
interrupts=system.cpu2.interrupts
isa=system.cpu2.isa
2008-11-06 00:10:30 +01:00
itb=system.cpu2.itb
max_insts_all_threads=0
max_insts_any_thread=500000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
2008-11-06 00:10:30 +01:00
progress_interval=0
simpoint_start_insts=
socket_id=0
switched_out=false
2008-11-06 00:10:30 +01:00
system=system
tracer=system.cpu2.tracer
workload=system.cpu2.workload
dcache_port=system.cpu2.dcache.cpu_side
icache_port=system.cpu2.icache.cpu_side
[system.cpu2.dcache]
2015-08-30 19:24:19 +02:00
type=Cache
2013-08-24 18:03:10 +02:00
children=tags
addr_ranges=0:18446744073709551615
2008-11-06 00:10:30 +01:00
assoc=4
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2015-12-28 21:43:06 +01:00
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
forward_snoops=true
hit_latency=2
is_read_only=false
2008-11-06 00:10:30 +01:00
max_miss_count=0
mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
sequential_access=false
2008-11-06 00:10:30 +01:00
size=32768
system=system
2013-08-24 18:03:10 +02:00
tags=system.cpu2.dcache.tags
tgts_per_mshr=20
2008-11-06 00:10:30 +01:00
write_buffers=8
2015-12-28 21:43:06 +01:00
writeback_clean=false
2008-11-06 00:10:30 +01:00
cpu_side=system.cpu2.dcache_port
mem_side=system.toL2Bus.slave[5]
2008-11-06 00:10:30 +01:00
2013-08-24 18:03:10 +02:00
[system.cpu2.dcache.tags]
type=LRU
assoc=4
block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
2013-08-24 18:03:10 +02:00
hit_latency=2
sequential_access=false
2013-08-24 18:03:10 +02:00
size=32768
2008-11-06 00:10:30 +01:00
[system.cpu2.dtb]
type=AlphaTLB
eventq_index=0
2008-11-06 00:10:30 +01:00
size=64
[system.cpu2.icache]
2015-08-30 19:24:19 +02:00
type=Cache
2013-08-24 18:03:10 +02:00
children=tags
addr_ranges=0:18446744073709551615
2008-11-06 00:10:30 +01:00
assoc=1
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2015-12-28 21:43:06 +01:00
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
forward_snoops=true
hit_latency=2
is_read_only=true
2008-11-06 00:10:30 +01:00
max_miss_count=0
mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
sequential_access=false
2008-11-06 00:10:30 +01:00
size=32768
system=system
2013-08-24 18:03:10 +02:00
tags=system.cpu2.icache.tags
tgts_per_mshr=20
2008-11-06 00:10:30 +01:00
write_buffers=8
2015-12-28 21:43:06 +01:00
writeback_clean=true
2008-11-06 00:10:30 +01:00
cpu_side=system.cpu2.icache_port
mem_side=system.toL2Bus.slave[4]
2013-08-24 18:03:10 +02:00
[system.cpu2.icache.tags]
type=LRU
assoc=1
block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
2013-08-24 18:03:10 +02:00
hit_latency=2
sequential_access=false
2013-08-24 18:03:10 +02:00
size=32768
[system.cpu2.interrupts]
type=AlphaInterrupts
eventq_index=0
2008-11-06 00:10:30 +01:00
[system.cpu2.isa]
type=AlphaISA
eventq_index=0
system=system
2008-11-06 00:10:30 +01:00
[system.cpu2.itb]
type=AlphaTLB
eventq_index=0
2008-11-06 00:10:30 +01:00
size=48
[system.cpu2.tracer]
type=ExeTracer
eventq_index=0
2008-11-06 00:10:30 +01:00
[system.cpu2.workload]
type=EioProcess
chkpt=
errout=cerr
eventq_index=0
file=/dist/m5/regression/test-progs/anagram/bin/alpha/eio/anagram-vshort.eio.gz
2015-08-30 19:24:19 +02:00
input=cin
kvmInSE=false
2008-11-06 00:10:30 +01:00
max_stack_size=67108864
output=cout
system=system
useArchPT=false
2008-11-06 00:10:30 +01:00
[system.cpu3]
type=TimingSimpleCPU
children=dcache dtb icache interrupts isa itb tracer workload
branchPred=Null
checker=Null
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2008-11-06 00:10:30 +01:00
cpu_id=3
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
2008-11-06 00:10:30 +01:00
dtb=system.cpu3.dtb
eventq_index=0
2008-11-06 00:10:30 +01:00
function_trace=false
function_trace_start=0
interrupts=system.cpu3.interrupts
isa=system.cpu3.isa
2008-11-06 00:10:30 +01:00
itb=system.cpu3.itb
max_insts_all_threads=0
max_insts_any_thread=500000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
2008-11-06 00:10:30 +01:00
progress_interval=0
simpoint_start_insts=
socket_id=0
switched_out=false
2008-11-06 00:10:30 +01:00
system=system
tracer=system.cpu3.tracer
workload=system.cpu3.workload
dcache_port=system.cpu3.dcache.cpu_side
icache_port=system.cpu3.icache.cpu_side
[system.cpu3.dcache]
2015-08-30 19:24:19 +02:00
type=Cache
2013-08-24 18:03:10 +02:00
children=tags
addr_ranges=0:18446744073709551615
2008-11-06 00:10:30 +01:00
assoc=4
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2015-12-28 21:43:06 +01:00
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
forward_snoops=true
hit_latency=2
is_read_only=false
2008-11-06 00:10:30 +01:00
max_miss_count=0
mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
sequential_access=false
2008-11-06 00:10:30 +01:00
size=32768
system=system
2013-08-24 18:03:10 +02:00
tags=system.cpu3.dcache.tags
tgts_per_mshr=20
2008-11-06 00:10:30 +01:00
write_buffers=8
2015-12-28 21:43:06 +01:00
writeback_clean=false
2008-11-06 00:10:30 +01:00
cpu_side=system.cpu3.dcache_port
mem_side=system.toL2Bus.slave[7]
2008-11-06 00:10:30 +01:00
2013-08-24 18:03:10 +02:00
[system.cpu3.dcache.tags]
type=LRU
assoc=4
block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
2013-08-24 18:03:10 +02:00
hit_latency=2
sequential_access=false
2013-08-24 18:03:10 +02:00
size=32768
2008-11-06 00:10:30 +01:00
[system.cpu3.dtb]
type=AlphaTLB
eventq_index=0
2008-11-06 00:10:30 +01:00
size=64
[system.cpu3.icache]
2015-08-30 19:24:19 +02:00
type=Cache
2013-08-24 18:03:10 +02:00
children=tags
addr_ranges=0:18446744073709551615
2008-11-06 00:10:30 +01:00
assoc=1
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2015-12-28 21:43:06 +01:00
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
forward_snoops=true
hit_latency=2
is_read_only=true
2008-11-06 00:10:30 +01:00
max_miss_count=0
mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
sequential_access=false
2008-11-06 00:10:30 +01:00
size=32768
system=system
2013-08-24 18:03:10 +02:00
tags=system.cpu3.icache.tags
tgts_per_mshr=20
2008-11-06 00:10:30 +01:00
write_buffers=8
2015-12-28 21:43:06 +01:00
writeback_clean=true
2008-11-06 00:10:30 +01:00
cpu_side=system.cpu3.icache_port
mem_side=system.toL2Bus.slave[6]
2013-08-24 18:03:10 +02:00
[system.cpu3.icache.tags]
type=LRU
assoc=1
block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
2013-08-24 18:03:10 +02:00
hit_latency=2
sequential_access=false
2013-08-24 18:03:10 +02:00
size=32768
[system.cpu3.interrupts]
type=AlphaInterrupts
eventq_index=0
2008-11-06 00:10:30 +01:00
[system.cpu3.isa]
type=AlphaISA
eventq_index=0
system=system
2008-11-06 00:10:30 +01:00
[system.cpu3.itb]
type=AlphaTLB
eventq_index=0
2008-11-06 00:10:30 +01:00
size=48
[system.cpu3.tracer]
type=ExeTracer
eventq_index=0
2008-11-06 00:10:30 +01:00
[system.cpu3.workload]
type=EioProcess
chkpt=
errout=cerr
eventq_index=0
file=/dist/m5/regression/test-progs/anagram/bin/alpha/eio/anagram-vshort.eio.gz
2015-08-30 19:24:19 +02:00
input=cin
kvmInSE=false
2008-11-06 00:10:30 +01:00
max_stack_size=67108864
output=cout
system=system
useArchPT=false
2008-11-06 00:10:30 +01:00
2013-08-24 18:03:10 +02:00
[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
2013-08-24 18:03:10 +02:00
voltage_domain=system.voltage_domain
[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000
2008-11-06 00:10:30 +01:00
[system.l2c]
2015-08-30 19:24:19 +02:00
type=Cache
2013-08-24 18:03:10 +02:00
children=tags
addr_ranges=0:18446744073709551615
2008-11-06 00:10:30 +01:00
assoc=8
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
2015-12-28 21:43:06 +01:00
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
forward_snoops=true
hit_latency=20
is_read_only=false
2008-11-06 00:10:30 +01:00
max_miss_count=0
mshrs=20
prefetch_on_access=false
prefetcher=Null
response_latency=20
sequential_access=false
2008-11-06 00:10:30 +01:00
size=4194304
system=system
2013-08-24 18:03:10 +02:00
tags=system.l2c.tags
tgts_per_mshr=12
2008-11-06 00:10:30 +01:00
write_buffers=8
2015-12-28 21:43:06 +01:00
writeback_clean=false
cpu_side=system.toL2Bus.master[0]
2013-08-24 18:03:10 +02:00
mem_side=system.membus.slave[1]
[system.l2c.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
2013-08-24 18:03:10 +02:00
hit_latency=20
sequential_access=false
2013-08-24 18:03:10 +02:00
size=4194304
2008-11-06 00:10:30 +01:00
[system.membus]
type=CoherentXBar
2013-08-24 18:03:10 +02:00
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
response_latency=2
snoop_filter=Null
snoop_response_latency=4
system=system
use_default_range=false
width=16
master=system.physmem.port
2013-08-24 18:03:10 +02:00
slave=system.system_port system.l2c.mem_side
2008-11-06 00:10:30 +01:00
[system.physmem]
type=SimpleMemory
bandwidth=73.000000
2013-08-24 18:03:10 +02:00
clk_domain=system.clk_domain
conf_table_reported=true
eventq_index=0
in_addr_map=true
2008-11-06 00:10:30 +01:00
latency=30000
latency_var=0
null=false
range=0:134217727
port=system.membus.master[0]
2008-11-06 00:10:30 +01:00
[system.toL2Bus]
type=CoherentXBar
children=snoop_filter
2013-08-24 18:03:10 +02:00
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
response_latency=1
snoop_filter=system.toL2Bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.l2c.cpu_side
slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu2.icache.mem_side system.cpu2.dcache.mem_side system.cpu3.icache.mem_side system.cpu3.dcache.mem_side
2008-11-06 00:10:30 +01:00
[system.toL2Bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system
2013-08-24 18:03:10 +02:00
[system.voltage_domain]
type=VoltageDomain
eventq_index=0
2013-08-24 18:03:10 +02:00
voltage=1.000000