sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
gem5/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt

540 lines
61 KiB
Text
Raw Normal View History

m5: Regression Tester Update This patch includes the necessary regression updates to test the new ruby configuration system. The patch includes support for multiple ruby protocols and adds the ruby random tester. The patch removes atomic mode test for ruby since ruby does not support atomic mode acceses. These tests can be added back in when ruby supports atomic mode for real. --HG-- rename : tests/quick/50.memtest/test.py => tests/quick/60.rubytest/test.py
2010-01-30 05:29:40 +01:00
---------- Begin Simulation Statistics ----------
stats: update references
2016-10-14 00:21:40 +02:00
sim_seconds 0.000039 # Number of seconds simulated
sim_ticks 39431 # Number of ticks simulated
final_tick 39431 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
stats: Update stats for final tick and memory bandwidth patches
2012-01-25 18:19:50 +01:00
sim_freq 1000000000 # Frequency of simulated ticks
stats: update references
2016-10-14 00:21:40 +02:00
host_tick_rate 979592 # Simulator tick rate (ticks/s)
host_mem_usage 407616 # Number of bytes of host memory used
stats: update for snoop filter tweak --HG-- extra : source : 2323557eb4f4866fa1ea1575a9f5969e0022adc1
2016-05-31 12:07:18 +02:00
host_seconds 0.04 # Real time elapsed on the host
stats: update stats for cache occupancy and clock domain changes
2014-01-24 22:29:33 +01:00
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1 # Clock period in ticks
stats: update references
2016-10-14 00:21:40 +02:00
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::ruby.dir_cntrl0 60224 # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total 60224 # Number of bytes read from this memory
system.mem_ctrls.bytes_written::ruby.dir_cntrl0 60032 # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total 60032 # Number of bytes written to this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0 941 # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total 941 # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::ruby.dir_cntrl0 938 # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total 938 # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0 1527326215 # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total 1527326215 # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::ruby.dir_cntrl0 1522456950 # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total 1522456950 # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0 3049783166 # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total 3049783166 # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs 941 # Number of read requests accepted
system.mem_ctrls.writeReqs 938 # Number of write requests accepted
system.mem_ctrls.readBursts 941 # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts 938 # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM 50560 # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ 9664 # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten 49728 # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys 60224 # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys 60032 # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ 151 # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts 134 # Number of DRAM write bursts merged with an existing one
stats: updates due to changes to ruby
2014-11-06 12:42:21 +01:00
system.mem_ctrls.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
stats: bump stats to reflect ruby tester changes
2015-12-12 23:27:38 +01:00
system.mem_ctrls.perBankRdBursts::0 259 # Per bank write bursts
stats: update references
2016-10-14 00:21:40 +02:00
system.mem_ctrls.perBankRdBursts::1 247 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2 238 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3 46 # Per bank write bursts
stats: updates due to changes to ruby
2014-11-06 12:42:21 +01:00
system.mem_ctrls.perBankRdBursts::4 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15 0 # Per bank write bursts
stats: update references
2016-10-14 00:21:40 +02:00
system.mem_ctrls.perBankWrBursts::0 258 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1 243 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2 232 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3 44 # Per bank write bursts
stats: updates due to changes to ruby
2014-11-06 12:42:21 +01:00
system.mem_ctrls.perBankWrBursts::4 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15 0 # Per bank write bursts
system.mem_ctrls.numRdRetry 0 # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry 0 # Number of times write queue was full causing retry
stats: update references
2016-10-14 00:21:40 +02:00
system.mem_ctrls.totGap 39357 # Total gap between requests
stats: updates due to changes to ruby
2014-11-06 12:42:21 +01:00
system.mem_ctrls.readPktSize::0 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::1 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::2 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::3 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::4 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::5 0 # Read request sizes (log2)
stats: update references
2016-10-14 00:21:40 +02:00
system.mem_ctrls.readPktSize::6 941 # Read request sizes (log2)
stats: updates due to changes to ruby
2014-11-06 12:42:21 +01:00
system.mem_ctrls.writePktSize::0 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::1 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::2 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::3 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::4 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::5 0 # Write request sizes (log2)
stats: update references
2016-10-14 00:21:40 +02:00
system.mem_ctrls.writePktSize::6 938 # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0 461 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1 328 # What read queue length does an incoming req see
stats: Bump for MessageBuffer, cache latency changes
2015-08-14 08:19:34 +02:00
system.mem_ctrls.rdQLenPdf::2 1 # What read queue length does an incoming req see
stats: updates due to changes to ruby
2014-11-06 12:42:21 +01:00
system.mem_ctrls.rdQLenPdf::3 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14 1 # What write queue length does an incoming req see
stats: Bump for MessageBuffer, cache latency changes
2015-08-14 08:19:34 +02:00
system.mem_ctrls.wrQLenPdf::15 1 # What write queue length does an incoming req see
stats: update references
2016-10-14 00:21:40 +02:00
system.mem_ctrls.wrQLenPdf::16 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17 36 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18 47 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19 48 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20 49 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21 49 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22 52 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23 49 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24 49 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25 49 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26 51 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27 67 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28 48 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29 48 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30 48 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31 48 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32 48 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33 0 # What write queue length does an incoming req see
stats: updates due to changes to ruby
2014-11-06 12:42:21 +01:00
system.mem_ctrls.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63 0 # What write queue length does an incoming req see
stats: update references
2016-10-14 00:21:40 +02:00
system.mem_ctrls.bytesPerActivate::samples 108 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean 925.629630 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean 827.187599 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev 260.509945 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127 4 3.70% 3.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255 3 2.78% 6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383 2 1.85% 8.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511 2 1.85% 10.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639 1 0.93% 11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767 1 0.93% 12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895 1 0.93% 12.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023 3 2.78% 15.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151 91 84.26% 100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total 108 # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples 48 # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean 16.229167 # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean 16.080832 # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev 2.837736 # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15 10 20.83% 20.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17 37 77.08% 97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35 1 2.08% 100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total 48 # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples 48 # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean 16.187500 # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean 16.181743 # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev 0.445127 # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16 40 83.33% 83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17 7 14.58% 97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18 1 2.08% 100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total 48 # Writes before turning the bus around for reads
system.mem_ctrls.totQLat 14435 # Total ticks spent queuing
system.mem_ctrls.totMemAccLat 29445 # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat 3950 # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat 18.27 # Average queueing delay per DRAM burst
stats: updates due to changes to ruby
2014-11-06 12:42:21 +01:00
system.mem_ctrls.avgBusLat 5.00 # Average bus latency per DRAM burst
stats: update references
2016-10-14 00:21:40 +02:00
system.mem_ctrls.avgMemAccLat 37.27 # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW 1282.24 # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW 1261.14 # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys 1527.33 # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys 1522.46 # Average system write bandwidth in MiByte/s
stats: updates due to changes to ruby
2014-11-06 12:42:21 +01:00
system.mem_ctrls.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
stats: update references
2016-10-14 00:21:40 +02:00
system.mem_ctrls.busUtil 19.87 # Data bus utilization in percentage
system.mem_ctrls.busUtilRead 10.02 # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite 9.85 # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen 1.68 # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen 25.86 # Average write queue length when enqueuing
system.mem_ctrls.readRowHits 690 # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits 766 # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate 87.34 # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate 95.27 # Row buffer hit rate for writes
system.mem_ctrls.avgGap 20.95 # Average gap between requests
system.mem_ctrls.pageHitRate 91.34 # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy 792540 # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy 417312 # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy 9024960 # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy 6489504 # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy 3073200.000000 # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy 9767064 # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy 64896 # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy 8135040 # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy 1152 # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy 37765668 # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower 957.765920 # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime 17819 # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 29 # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF 1300 # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 0 # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 3 # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT 20259 # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 17840 # Time in different power states
stats: Bump stats for decoder, TLB, prefetcher and DRAM changes Changes due to speculative execution of an unaligned PC, introduction of TLB stats, changes and re-work of the prefetcher, and the introduction of rank-wise refresh in the DRAM controller.
2014-12-23 15:31:20 +01:00
system.mem_ctrls_1.actEnergy 0 # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy 0 # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy 0 # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy 0 # Energy for write commands per rank (pJ)
stats: update references
2016-10-14 00:21:40 +02:00
system.mem_ctrls_1.refreshEnergy 1229280.000000 # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy 224352 # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy 3002880 # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy 0 # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy 2889984 # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy 5662320 # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy 13008816 # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower 329.913418 # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime 7526 # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 7786 # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF 526 # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 23593 # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 7526 # Time in different power states
stats: Bump stats for decoder, TLB, prefetcher and DRAM changes Changes due to speculative execution of an unaligned PC, introduction of TLB stats, changes and re-work of the prefetcher, and the introduction of rank-wise refresh in the DRAM controller.
2014-12-23 15:31:20 +01:00
system.mem_ctrls_1.memoryStateTime::ACT 0 # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 0 # Time in different power states
stats: update references
2016-10-14 00:21:40 +02:00
system.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
stats: update stats for cache occupancy and clock domain changes
2014-01-24 22:29:33 +01:00
system.ruby.clk_domain.clock 1 # Clock period in ticks
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
stats: Bump for MessageBuffer, cache latency changes
2015-08-14 08:19:34 +02:00
system.ruby.delayHist::bucket_size 1 # delay histogram for all message
system.ruby.delayHist::max_bucket 9 # delay histogram for all message
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.delayHist::samples 1878 # delay histogram for all message
system.ruby.delayHist::mean 0.221512 # delay histogram for all message
system.ruby.delayHist::stdev 1.129790 # delay histogram for all message
system.ruby.delayHist | 1808 96.27% 96.27% | 0 0.00% 96.27% | 1 0.05% 96.33% | 0 0.00% 96.33% | 0 0.00% 96.33% | 0 0.00% 96.33% | 69 3.67% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for all message
system.ruby.delayHist::total 1878 # delay histogram for all message
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.outstanding_req_hist_seqr::bucket_size 2
system.ruby.outstanding_req_hist_seqr::max_bucket 19
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.outstanding_req_hist_seqr::samples 997
system.ruby.outstanding_req_hist_seqr::mean 15.607823
system.ruby.outstanding_req_hist_seqr::gmean 15.499600
system.ruby.outstanding_req_hist_seqr::stdev 1.240894
system.ruby.outstanding_req_hist_seqr | 1 0.10% 0.10% | 2 0.20% 0.30% | 2 0.20% 0.50% | 2 0.20% 0.70% | 4 0.40% 1.10% | 2 0.20% 1.30% | 4 0.40% 1.71% | 227 22.77% 24.47% | 753 75.53% 100.00% | 0 0.00% 100.00%
system.ruby.outstanding_req_hist_seqr::total 997
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.latency_hist_seqr::bucket_size 128
system.ruby.latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.latency_hist_seqr::samples 982
system.ruby.latency_hist_seqr::mean 622.683299
system.ruby.latency_hist_seqr::gmean 611.609969
system.ruby.latency_hist_seqr::stdev 106.877832
system.ruby.latency_hist_seqr | 2 0.20% 0.20% | 7 0.71% 0.92% | 6 0.61% 1.53% | 88 8.96% 10.49% | 458 46.64% 57.13% | 355 36.15% 93.28% | 33 3.36% 96.64% | 33 3.36% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.latency_hist_seqr::total 982
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.hit_latency_hist_seqr::bucket_size 128
system.ruby.hit_latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.hit_latency_hist_seqr::samples 42
system.ruby.hit_latency_hist_seqr::mean 524.214286
system.ruby.hit_latency_hist_seqr::gmean 519.360085
system.ruby.hit_latency_hist_seqr::stdev 71.299963
system.ruby.hit_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 17 40.48% 40.48% | 24 57.14% 97.62% | 1 2.38% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.hit_latency_hist_seqr::total 42
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.miss_latency_hist_seqr::bucket_size 128
system.ruby.miss_latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.miss_latency_hist_seqr::samples 940
system.ruby.miss_latency_hist_seqr::mean 627.082979
system.ruby.miss_latency_hist_seqr::gmean 616.094261
system.ruby.miss_latency_hist_seqr::stdev 106.107284
system.ruby.miss_latency_hist_seqr | 2 0.21% 0.21% | 7 0.74% 0.96% | 6 0.64% 1.60% | 71 7.55% 9.15% | 434 46.17% 55.32% | 354 37.66% 92.98% | 33 3.51% 96.49% | 33 3.51% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.miss_latency_hist_seqr::total 940
system.ruby.Directory.incomplete_times_seqr 940
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.cacheMemory.demand_hits 42 # Number of cache demand hits
system.ruby.l1_cntrl0.cacheMemory.demand_misses 941 # Number of cache demand misses
system.ruby.l1_cntrl0.cacheMemory.demand_accesses 983 # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load 14 # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store 141 # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store 15 # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
stats: Bump stats for decoder, TLB, prefetcher and DRAM changes Changes due to speculative execution of an unaligned PC, introduction of TLB stats, changes and re-work of the prefetcher, and the introduction of rank-wise refresh in the DRAM controller.
2014-12-23 15:31:20 +01:00
system.ruby.memctrl_clk_domain.clock 3 # Clock period in ticks
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.percent_links_utilized 11.905607
system.ruby.network.routers0.msg_count.Control::2 941
system.ruby.network.routers0.msg_count.Data::2 938
system.ruby.network.routers0.msg_count.Response_Data::4 940
system.ruby.network.routers0.msg_count.Writeback_Control::3 938
system.ruby.network.routers0.msg_bytes.Control::2 7528
system.ruby.network.routers0.msg_bytes.Data::2 67536
system.ruby.network.routers0.msg_bytes.Response_Data::4 67680
system.ruby.network.routers0.msg_bytes.Writeback_Control::3 7504
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.percent_links_utilized 11.910045
system.ruby.network.routers1.msg_count.Control::2 941
system.ruby.network.routers1.msg_count.Data::2 938
system.ruby.network.routers1.msg_count.Response_Data::4 941
system.ruby.network.routers1.msg_count.Writeback_Control::3 938
system.ruby.network.routers1.msg_bytes.Control::2 7528
system.ruby.network.routers1.msg_bytes.Data::2 67536
system.ruby.network.routers1.msg_bytes.Response_Data::4 67752
system.ruby.network.routers1.msg_bytes.Writeback_Control::3 7504
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.percent_links_utilized 11.907509
system.ruby.network.routers2.msg_count.Control::2 941
system.ruby.network.routers2.msg_count.Data::2 938
system.ruby.network.routers2.msg_count.Response_Data::4 940
system.ruby.network.routers2.msg_count.Writeback_Control::3 938
system.ruby.network.routers2.msg_bytes.Control::2 7528
system.ruby.network.routers2.msg_bytes.Data::2 67536
system.ruby.network.routers2.msg_bytes.Response_Data::4 67680
system.ruby.network.routers2.msg_bytes.Writeback_Control::3 7504
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
system.ruby.network.msg_count.Control 2823
system.ruby.network.msg_count.Data 2814
system.ruby.network.msg_count.Response_Data 2821
system.ruby.network.msg_count.Writeback_Control 2814
system.ruby.network.msg_byte.Control 22584
system.ruby.network.msg_byte.Data 202608
system.ruby.network.msg_byte.Response_Data 203112
system.ruby.network.msg_byte.Writeback_Control 22512
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 39431 # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.throttle0.link_utilization 11.913215
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4 940
system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3 938
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4 67680
system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3 7504
system.ruby.network.routers0.throttle1.link_utilization 11.897999
system.ruby.network.routers0.throttle1.msg_count.Control::2 941
system.ruby.network.routers0.throttle1.msg_count.Data::2 938
system.ruby.network.routers0.throttle1.msg_bytes.Control::2 7528
system.ruby.network.routers0.throttle1.msg_bytes.Data::2 67536
system.ruby.network.routers1.throttle0.link_utilization 11.897999
system.ruby.network.routers1.throttle0.msg_count.Control::2 941
system.ruby.network.routers1.throttle0.msg_count.Data::2 938
system.ruby.network.routers1.throttle0.msg_bytes.Control::2 7528
system.ruby.network.routers1.throttle0.msg_bytes.Data::2 67536
system.ruby.network.routers1.throttle1.link_utilization 11.922092
system.ruby.network.routers1.throttle1.msg_count.Response_Data::4 941
system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3 938
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4 67752
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3 7504
system.ruby.network.routers2.throttle0.link_utilization 11.917020
system.ruby.network.routers2.throttle0.msg_count.Response_Data::4 940
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3 938
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4 67680
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3 7504
system.ruby.network.routers2.throttle1.link_utilization 11.897999
system.ruby.network.routers2.throttle1.msg_count.Control::2 941
system.ruby.network.routers2.throttle1.msg_count.Data::2 938
system.ruby.network.routers2.throttle1.msg_bytes.Control::2 7528
system.ruby.network.routers2.throttle1.msg_bytes.Data::2 67536
stats: Bump for MessageBuffer, cache latency changes
2015-08-14 08:19:34 +02:00
system.ruby.delayVCHist.vnet_1::bucket_size 1 # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket 9 # delay histogram for vnet_1
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.delayVCHist.vnet_1::samples 940 # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1 | 940 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total 940 # delay histogram for vnet_1
stats: Bump for MessageBuffer, cache latency changes
2015-08-14 08:19:34 +02:00
system.ruby.delayVCHist.vnet_2::bucket_size 1 # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket 9 # delay histogram for vnet_2
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.delayVCHist.vnet_2::samples 938 # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean 0.443497 # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev 1.567923 # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2 | 868 92.54% 92.54% | 0 0.00% 92.54% | 1 0.11% 92.64% | 0 0.00% 92.64% | 0 0.00% 92.64% | 0 0.00% 92.64% | 69 7.36% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total 938 # delay histogram for vnet_2
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.LD.latency_hist_seqr::bucket_size 128
system.ruby.LD.latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.LD.latency_hist_seqr::samples 51
system.ruby.LD.latency_hist_seqr::mean 632.509804
system.ruby.LD.latency_hist_seqr::gmean 625.135320
system.ruby.LD.latency_hist_seqr::stdev 99.959466
system.ruby.LD.latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 6 11.76% 11.76% | 20 39.22% 50.98% | 21 41.18% 92.16% | 2 3.92% 96.08% | 2 3.92% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.LD.latency_hist_seqr::total 51
system.ruby.LD.hit_latency_hist_seqr::bucket_size 64
system.ruby.LD.hit_latency_hist_seqr::max_bucket 639
system.ruby.LD.hit_latency_hist_seqr::samples 2
system.ruby.LD.hit_latency_hist_seqr::mean 576
system.ruby.LD.hit_latency_hist_seqr::gmean 575.579708
system.ruby.LD.hit_latency_hist_seqr::stdev 31.112698
system.ruby.LD.hit_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 1 50.00% 50.00% | 1 50.00% 100.00%
system.ruby.LD.hit_latency_hist_seqr::total 2
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.LD.miss_latency_hist_seqr::bucket_size 128
system.ruby.LD.miss_latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.LD.miss_latency_hist_seqr::samples 49
system.ruby.LD.miss_latency_hist_seqr::mean 634.816327
system.ruby.LD.miss_latency_hist_seqr::gmean 627.246231
system.ruby.LD.miss_latency_hist_seqr::stdev 101.240159
system.ruby.LD.miss_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 6 12.24% 12.24% | 18 36.73% 48.98% | 21 42.86% 91.84% | 2 4.08% 95.92% | 2 4.08% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.LD.miss_latency_hist_seqr::total 49
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.ST.latency_hist_seqr::bucket_size 128
system.ruby.ST.latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.ST.latency_hist_seqr::samples 882
system.ruby.ST.latency_hist_seqr::mean 621.007937
system.ruby.ST.latency_hist_seqr::gmean 609.588661
system.ruby.ST.latency_hist_seqr::stdev 107.265659
system.ruby.ST.latency_hist_seqr | 2 0.23% 0.23% | 7 0.79% 1.02% | 6 0.68% 1.70% | 78 8.84% 10.54% | 414 46.94% 57.48% | 318 36.05% 93.54% | 29 3.29% 96.83% | 28 3.17% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.latency_hist_seqr::total 882
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.ST.hit_latency_hist_seqr::bucket_size 128
system.ruby.ST.hit_latency_hist_seqr::max_bucket 1279
system.ruby.ST.hit_latency_hist_seqr::samples 38
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.ST.hit_latency_hist_seqr::mean 517.263158
system.ruby.ST.hit_latency_hist_seqr::gmean 512.460135
system.ruby.ST.hit_latency_hist_seqr::stdev 71.032419
system.ruby.ST.hit_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 17 44.74% 44.74% | 20 52.63% 97.37% | 1 2.63% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.ST.hit_latency_hist_seqr::total 38
system.ruby.ST.miss_latency_hist_seqr::bucket_size 128
system.ruby.ST.miss_latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.ST.miss_latency_hist_seqr::samples 844
system.ruby.ST.miss_latency_hist_seqr::mean 625.678910
system.ruby.ST.miss_latency_hist_seqr::gmean 614.370879
system.ruby.ST.miss_latency_hist_seqr::stdev 106.283167
system.ruby.ST.miss_latency_hist_seqr | 2 0.24% 0.24% | 7 0.83% 1.07% | 6 0.71% 1.78% | 61 7.23% 9.00% | 394 46.68% 55.69% | 317 37.56% 93.25% | 29 3.44% 96.68% | 28 3.32% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.miss_latency_hist_seqr::total 844
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.IFETCH.latency_hist_seqr::bucket_size 128
system.ruby.IFETCH.latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.IFETCH.latency_hist_seqr::samples 49
system.ruby.IFETCH.latency_hist_seqr::mean 642.612245
system.ruby.IFETCH.latency_hist_seqr::gmean 634.549482
system.ruby.IFETCH.latency_hist_seqr::stdev 106.327289
system.ruby.IFETCH.latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 4 8.16% 8.16% | 24 48.98% 57.14% | 16 32.65% 89.80% | 2 4.08% 93.88% | 3 6.12% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.latency_hist_seqr::total 49
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size 64
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket 639
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.IFETCH.hit_latency_hist_seqr::samples 2
system.ruby.IFETCH.hit_latency_hist_seqr::mean 604.500000
system.ruby.IFETCH.hit_latency_hist_seqr::gmean 604.216848
system.ruby.IFETCH.hit_latency_hist_seqr::stdev 26.162951
system.ruby.IFETCH.hit_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 2 100.00% 100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total 2
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size 128
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.IFETCH.miss_latency_hist_seqr::samples 47
system.ruby.IFETCH.miss_latency_hist_seqr::mean 644.234043
system.ruby.IFETCH.miss_latency_hist_seqr::gmean 635.873481
system.ruby.IFETCH.miss_latency_hist_seqr::stdev 108.241922
system.ruby.IFETCH.miss_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 4 8.51% 8.51% | 22 46.81% 55.32% | 16 34.04% 89.36% | 2 4.26% 93.62% | 3 6.38% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total 47
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size 128
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.Directory.miss_mach_latency_hist_seqr::samples 940
system.ruby.Directory.miss_mach_latency_hist_seqr::mean 627.082979
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean 616.094261
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev 106.107284
system.ruby.Directory.miss_mach_latency_hist_seqr | 2 0.21% 0.21% | 7 0.74% 0.96% | 6 0.64% 1.60% | 71 7.55% 9.15% | 434 46.17% 55.32% | 354 37.66% 92.98% | 33 3.51% 96.49% | 33 3.51% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total 940
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size 128
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples 49
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean 634.816327
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean 627.246231
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev 101.240159
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 6 12.24% 12.24% | 18 36.73% 48.98% | 21 42.86% 91.84% | 2 4.08% 95.92% | 2 4.08% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total 49
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size 128
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples 844
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean 625.678910
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean 614.370879
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev 106.283167
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr | 2 0.24% 0.24% | 7 0.83% 1.07% | 6 0.71% 1.78% | 61 7.23% 9.00% | 394 46.68% 55.69% | 317 37.56% 93.25% | 29 3.44% 96.68% | 28 3.32% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total 844
stats: update stats to after GPU checkin
2016-01-22 16:42:13 +01:00
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size 128
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket 1279
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples 47
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean 644.234043
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean 635.873481
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev 108.241922
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 4 8.51% 8.51% | 22 46.81% 55.32% | 16 34.04% 89.36% | 2 4.26% 93.62% | 3 6.38% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total 47
system.ruby.Directory_Controller.GETX 941 0.00% 0.00%
system.ruby.Directory_Controller.PUTX 938 0.00% 0.00%
system.ruby.Directory_Controller.Memory_Data 941 0.00% 0.00%
system.ruby.Directory_Controller.Memory_Ack 938 0.00% 0.00%
system.ruby.Directory_Controller.I.GETX 941 0.00% 0.00%
system.ruby.Directory_Controller.M.PUTX 938 0.00% 0.00%
system.ruby.Directory_Controller.IM.Memory_Data 941 0.00% 0.00%
system.ruby.Directory_Controller.MI.Memory_Ack 938 0.00% 0.00%
system.ruby.L1Cache_Controller.Load 51 0.00% 0.00%
system.ruby.L1Cache_Controller.Ifetch 49 0.00% 0.00%
system.ruby.L1Cache_Controller.Store 883 0.00% 0.00%
system.ruby.L1Cache_Controller.Data 940 0.00% 0.00%
system.ruby.L1Cache_Controller.Replacement 938 0.00% 0.00%
system.ruby.L1Cache_Controller.Writeback_Ack 938 0.00% 0.00%
system.ruby.L1Cache_Controller.I.Load 49 0.00% 0.00%
system.ruby.L1Cache_Controller.I.Ifetch 47 0.00% 0.00%
system.ruby.L1Cache_Controller.I.Store 845 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Load 2 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Ifetch 2 0.00% 0.00%
stats: bump stats to reflect ruby tester changes
2015-12-12 23:27:38 +01:00
system.ruby.L1Cache_Controller.M.Store 38 0.00% 0.00%
stats: update references
2016-10-14 00:21:40 +02:00
system.ruby.L1Cache_Controller.M.Replacement 938 0.00% 0.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack 938 0.00% 0.00%
system.ruby.L1Cache_Controller.IS.Data 96 0.00% 0.00%
system.ruby.L1Cache_Controller.IM.Data 844 0.00% 0.00%
m5: Regression Tester Update This patch includes the necessary regression updates to test the new ruby configuration system. The patch includes support for multiple ruby protocols and adds the ruby random tester. The patch removes atomic mode test for ruby since ruby does not support atomic mode acceses. These tests can be added back in when ruby supports atomic mode for real. --HG-- rename : tests/quick/50.memtest/test.py => tests/quick/60.rubytest/test.py
2010-01-30 05:29:40 +01:00
---------- End Simulation Statistics ----------
Reference in a new issue Copy permalink