2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
================ Begin RubySystem Configuration Print ================
|
|
|
|
|
|
|
|
RubySystem config:
|
|
|
|
random_seed: 1234
|
|
|
|
randomization: 0
|
|
|
|
cycle_period: 1
|
|
|
|
block_size_bytes: 64
|
|
|
|
block_size_bits: 6
|
|
|
|
memory_size_bytes: 134217728
|
|
|
|
memory_size_bits: 27
|
|
|
|
|
|
|
|
Network Configuration
|
|
|
|
---------------------
|
|
|
|
network: SIMPLE_NETWORK
|
2011-02-09 03:07:54 +01:00
|
|
|
topology:
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2010-08-21 02:44:26 +02:00
|
|
|
virtual_net_0: active, ordered
|
|
|
|
virtual_net_1: active, ordered
|
2010-01-30 05:29:40 +01:00
|
|
|
virtual_net_2: active, unordered
|
|
|
|
virtual_net_3: active, unordered
|
2010-08-21 02:44:26 +02:00
|
|
|
virtual_net_4: active, unordered
|
|
|
|
virtual_net_5: active, unordered
|
2010-01-30 05:29:40 +01:00
|
|
|
virtual_net_6: inactive
|
|
|
|
virtual_net_7: inactive
|
|
|
|
virtual_net_8: inactive
|
|
|
|
virtual_net_9: inactive
|
|
|
|
|
|
|
|
|
|
|
|
Profiler Configuration
|
|
|
|
----------------------
|
|
|
|
periodic_stats_period: 1000000
|
|
|
|
|
|
|
|
================ End RubySystem Configuration Print ================
|
|
|
|
|
|
|
|
|
2012-07-11 07:51:55 +02:00
|
|
|
Real time: Jul/10/2012 17:50:25
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
Profiler Stats
|
|
|
|
--------------
|
2012-05-09 20:52:14 +02:00
|
|
|
Elapsed_time_in_seconds: 0
|
|
|
|
Elapsed_time_in_minutes: 0
|
|
|
|
Elapsed_time_in_hours: 0
|
|
|
|
Elapsed_time_in_days: 0
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2012-07-11 07:51:55 +02:00
|
|
|
Virtual_time_in_seconds: 0.53
|
|
|
|
Virtual_time_in_minutes: 0.00883333
|
|
|
|
Virtual_time_in_hours: 0.000147222
|
|
|
|
Virtual_time_in_days: 6.13426e-06
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2011-02-09 03:07:54 +01:00
|
|
|
Ruby_current_time: 208400
|
2010-01-30 05:29:40 +01:00
|
|
|
Ruby_start_time: 0
|
2011-02-09 03:07:54 +01:00
|
|
|
Ruby_cycles: 208400
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2012-07-11 07:51:55 +02:00
|
|
|
mbytes_resident: 45.6484
|
|
|
|
mbytes_total: 228.203
|
|
|
|
resident_ratio: 0.200068
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2011-02-09 03:07:54 +01:00
|
|
|
ruby_cycles_executed: [ 208401 ]
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
Busy Controller Counts:
|
|
|
|
L1Cache-0:0
|
|
|
|
Directory-0:0
|
|
|
|
|
|
|
|
|
|
|
|
Busy Bank Count:0
|
|
|
|
|
|
|
|
sequencer_requests_outstanding: [binsize: 1 max: 1 count: 8465 average: 1 | standard deviation: 0 | 0 8465 ]
|
|
|
|
|
|
|
|
All Non-Zero Cycle Demand Cache Accesses
|
|
|
|
----------------------------------------
|
2011-02-09 03:07:54 +01:00
|
|
|
miss_latency: [binsize: 2 max: 340 count: 8464 average: 23.6219 | standard deviation: 54.4451 | 0 7102 0 0 0 0 203 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81 188 166 188 149 272 6 5 3 5 20 2 4 9 1 15 3 1 0 0 1 1 0 3 2 1 0 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 2 3 18 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 ]
|
|
|
|
miss_latency_LD: [binsize: 2 max: 327 count: 1185 average: 57.3924 | standard deviation: 73.6654 | 0 660 0 0 0 0 105 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37 78 73 59 44 91 2 3 1 3 5 2 2 3 0 6 1 0 0 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
|
|
|
miss_latency_ST: [binsize: 2 max: 340 count: 865 average: 34.9399 | standard deviation: 73.2706 | 0 674 0 0 0 0 33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 8 37 38 7 31 0 0 0 0 1 0 2 1 0 2 0 1 0 0 0 1 0 2 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 3 17 0 0 0 0 0 0 0 0 0 1 ]
|
2011-04-20 03:45:23 +02:00
|
|
|
miss_latency_IFETCH: [binsize: 2 max: 206 count: 6414 average: 15.8564 | standard deviation: 43.57 | 0 5768 0 0 0 0 65 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43 102 56 91 98 150 4 2 2 2 14 0 0 5 1 7 2 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
2010-08-21 02:44:26 +02:00
|
|
|
miss_latency_L1Cache: [binsize: 1 max: 2 count: 7102 average: 2 | standard deviation: 0 | 0 0 7102 ]
|
2011-02-09 03:07:54 +01:00
|
|
|
miss_latency_L2Cache: [binsize: 1 max: 13 count: 203 average: 13 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 203 ]
|
|
|
|
miss_latency_Directory: [binsize: 2 max: 340 count: 1159 average: 157.975 | standard deviation: 26.6537 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81 188 166 188 149 272 6 5 3 5 20 2 4 9 1 15 3 1 0 0 1 1 0 3 2 1 0 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 2 3 18 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 ]
|
2010-08-21 02:44:26 +02:00
|
|
|
miss_latency_wCC_issue_to_initial_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
miss_latency_wCC_initial_forward_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
miss_latency_wCC_forward_to_first_response: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
miss_latency_wCC_first_response_to_completion: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
imcomplete_wCC_Times: 0
|
|
|
|
miss_latency_dir_issue_to_initial_request: [binsize: 1 max: 0 count: 1 average: 0 | standard deviation: 0 | 1 ]
|
|
|
|
miss_latency_dir_initial_forward_request: [binsize: 1 max: 0 count: 1 average: 0 | standard deviation: 0 | 1 ]
|
|
|
|
miss_latency_dir_forward_to_first_response: [binsize: 1 max: 158 count: 1 average: 158 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
|
|
|
|
miss_latency_dir_first_response_to_completion: [binsize: 1 max: 0 count: 1 average: 0 | standard deviation: 0 | 1 ]
|
|
|
|
imcomplete_dir_Times: 1158
|
|
|
|
miss_latency_LD_L1Cache: [binsize: 1 max: 2 count: 660 average: 2 | standard deviation: 0 | 0 0 660 ]
|
2011-02-09 03:07:54 +01:00
|
|
|
miss_latency_LD_L2Cache: [binsize: 1 max: 13 count: 105 average: 13 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 105 ]
|
|
|
|
miss_latency_LD_Directory: [binsize: 2 max: 327 count: 420 average: 155.536 | standard deviation: 18.768 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37 78 73 59 44 91 2 3 1 3 5 2 2 3 0 6 1 0 0 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
2010-08-21 02:44:26 +02:00
|
|
|
miss_latency_ST_L1Cache: [binsize: 1 max: 2 count: 674 average: 2 | standard deviation: 0 | 0 0 674 ]
|
2011-02-09 03:07:54 +01:00
|
|
|
miss_latency_ST_L2Cache: [binsize: 1 max: 13 count: 33 average: 13 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 33 ]
|
|
|
|
miss_latency_ST_Directory: [binsize: 2 max: 340 count: 158 average: 180.038 | standard deviation: 59.9794 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 8 37 38 7 31 0 0 0 0 1 0 2 1 0 2 0 1 0 0 0 1 0 2 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 3 17 0 0 0 0 0 0 0 0 0 1 ]
|
2011-04-20 03:45:23 +02:00
|
|
|
miss_latency_IFETCH_L1Cache: [binsize: 1 max: 2 count: 5768 average: 2 | standard deviation: 0 | 0 0 5768 ]
|
|
|
|
miss_latency_IFETCH_L2Cache: [binsize: 1 max: 13 count: 65 average: 13 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 65 ]
|
|
|
|
miss_latency_IFETCH_Directory: [binsize: 2 max: 206 count: 581 average: 153.738 | standard deviation: 5.93543 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43 102 56 91 98 150 4 2 2 2 14 0 0 5 1 7 2 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
All Non-Zero Cycle SW Prefetch Requests
|
|
|
|
------------------------------------
|
|
|
|
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
Request vs. RubySystem State Profile
|
|
|
|
--------------------------------
|
|
|
|
|
|
|
|
|
|
|
|
filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
|
|
|
|
Message Delayed Cycles
|
|
|
|
----------------------
|
|
|
|
Total_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
Total_nonPF_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_0_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_2_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_3_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_8_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
virtual_network_9_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
|
|
|
|
Resource Usage
|
|
|
|
--------------
|
|
|
|
page_size: 4096
|
|
|
|
user_time: 0
|
|
|
|
system_time: 0
|
2012-07-11 07:51:55 +02:00
|
|
|
page_reclaims: 12815
|
|
|
|
page_faults: 0
|
2010-01-30 05:29:40 +01:00
|
|
|
swaps: 0
|
2012-07-11 07:51:55 +02:00
|
|
|
block_inputs: 0
|
|
|
|
block_outputs: 0
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
Network Stats
|
|
|
|
-------------
|
|
|
|
|
2010-08-21 02:44:26 +02:00
|
|
|
total_msg_count_Request_Control: 3477 27816
|
|
|
|
total_msg_count_Response_Data: 3477 250344
|
|
|
|
total_msg_count_Writeback_Data: 660 47520
|
|
|
|
total_msg_count_Writeback_Control: 9627 77016
|
|
|
|
total_msg_count_Unblock_Control: 3477 27816
|
|
|
|
total_msgs: 20718 total_bytes: 430512
|
|
|
|
|
2010-01-30 05:29:40 +01:00
|
|
|
switch_0_inlinks: 2
|
|
|
|
switch_0_outlinks: 2
|
2011-04-29 02:18:16 +02:00
|
|
|
links_utilized_percent_switch_0: 2.15187
|
|
|
|
links_utilized_percent_switch_0_link_0: 2.77687 bw: 16000 base_latency: 1
|
|
|
|
links_utilized_percent_switch_0_link_1: 1.52687 bw: 16000 base_latency: 1
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2010-08-21 02:44:26 +02:00
|
|
|
outgoing_messages_switch_0_link_0_Response_Data: 1159 83448 [ 0 0 0 0 1159 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_0_link_0_Writeback_Control: 1143 9144 [ 0 0 0 1143 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_0_link_1_Request_Control: 1159 9272 [ 0 0 1159 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_0_link_1_Writeback_Data: 220 15840 [ 0 0 0 0 0 220 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_0_link_1_Writeback_Control: 2066 16528 [ 0 0 1143 0 0 923 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_0_link_1_Unblock_Control: 1159 9272 [ 0 0 0 0 0 1159 0 0 0 0 ] base_latency: 1
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
switch_1_inlinks: 2
|
|
|
|
switch_1_outlinks: 2
|
2011-04-29 02:18:16 +02:00
|
|
|
links_utilized_percent_switch_1: 2.15187
|
|
|
|
links_utilized_percent_switch_1_link_0: 1.52687 bw: 16000 base_latency: 1
|
|
|
|
links_utilized_percent_switch_1_link_1: 2.77687 bw: 16000 base_latency: 1
|
2010-01-30 05:29:40 +01:00
|
|
|
|
2010-08-21 02:44:26 +02:00
|
|
|
outgoing_messages_switch_1_link_0_Request_Control: 1159 9272 [ 0 0 1159 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_0_Writeback_Data: 220 15840 [ 0 0 0 0 0 220 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_0_Writeback_Control: 2066 16528 [ 0 0 1143 0 0 923 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_0_Unblock_Control: 1159 9272 [ 0 0 0 0 0 1159 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_1_Response_Data: 1159 83448 [ 0 0 0 0 1159 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_1_Writeback_Control: 1143 9144 [ 0 0 0 1143 0 0 0 0 0 0 ] base_latency: 1
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
switch_2_inlinks: 2
|
|
|
|
switch_2_outlinks: 2
|
2011-04-29 02:18:16 +02:00
|
|
|
links_utilized_percent_switch_2: 2.15187
|
|
|
|
links_utilized_percent_switch_2_link_0: 2.77687 bw: 16000 base_latency: 1
|
|
|
|
links_utilized_percent_switch_2_link_1: 1.52687 bw: 16000 base_latency: 1
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
outgoing_messages_switch_2_link_0_Response_Data: 1159 83448 [ 0 0 0 0 1159 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_2_link_0_Writeback_Control: 1143 9144 [ 0 0 0 1143 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_2_link_1_Request_Control: 1159 9272 [ 0 0 1159 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_2_link_1_Writeback_Data: 220 15840 [ 0 0 0 0 0 220 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_2_link_1_Writeback_Control: 2066 16528 [ 0 0 1143 0 0 923 0 0 0 0 ] base_latency: 1
|
|
|
|
outgoing_messages_switch_2_link_1_Unblock_Control: 1159 9272 [ 0 0 0 0 0 1159 0 0 0 0 ] base_latency: 1
|
|
|
|
|
2012-01-11 00:28:49 +01:00
|
|
|
Cache Stats: system.l1_cntrl0.L1IcacheMemory
|
|
|
|
system.l1_cntrl0.L1IcacheMemory_total_misses: 646
|
|
|
|
system.l1_cntrl0.L1IcacheMemory_total_demand_misses: 646
|
|
|
|
system.l1_cntrl0.L1IcacheMemory_total_prefetches: 0
|
|
|
|
system.l1_cntrl0.L1IcacheMemory_total_sw_prefetches: 0
|
|
|
|
system.l1_cntrl0.L1IcacheMemory_total_hw_prefetches: 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2012-01-11 00:28:49 +01:00
|
|
|
system.l1_cntrl0.L1IcacheMemory_request_type_IFETCH: 100%
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2012-01-11 00:28:49 +01:00
|
|
|
system.l1_cntrl0.L1IcacheMemory_access_mode_type_Supervisor: 646 100%
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2012-01-11 00:28:49 +01:00
|
|
|
Cache Stats: system.l1_cntrl0.L1DcacheMemory
|
|
|
|
system.l1_cntrl0.L1DcacheMemory_total_misses: 716
|
|
|
|
system.l1_cntrl0.L1DcacheMemory_total_demand_misses: 716
|
|
|
|
system.l1_cntrl0.L1DcacheMemory_total_prefetches: 0
|
|
|
|
system.l1_cntrl0.L1DcacheMemory_total_sw_prefetches: 0
|
|
|
|
system.l1_cntrl0.L1DcacheMemory_total_hw_prefetches: 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2012-01-11 00:28:49 +01:00
|
|
|
system.l1_cntrl0.L1DcacheMemory_request_type_LD: 73.324%
|
|
|
|
system.l1_cntrl0.L1DcacheMemory_request_type_ST: 26.676%
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2012-01-11 00:28:49 +01:00
|
|
|
system.l1_cntrl0.L1DcacheMemory_access_mode_type_Supervisor: 716 100%
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
Cache Stats: system.l1_cntrl0.L2cacheMemory
|
2011-02-09 03:07:54 +01:00
|
|
|
system.l1_cntrl0.L2cacheMemory_total_misses: 1362
|
|
|
|
system.l1_cntrl0.L2cacheMemory_total_demand_misses: 1362
|
2010-08-21 02:44:26 +02:00
|
|
|
system.l1_cntrl0.L2cacheMemory_total_prefetches: 0
|
|
|
|
system.l1_cntrl0.L2cacheMemory_total_sw_prefetches: 0
|
|
|
|
system.l1_cntrl0.L2cacheMemory_total_hw_prefetches: 0
|
|
|
|
|
2011-02-09 03:07:54 +01:00
|
|
|
system.l1_cntrl0.L2cacheMemory_request_type_LD: 38.5463%
|
|
|
|
system.l1_cntrl0.L2cacheMemory_request_type_ST: 14.0235%
|
|
|
|
system.l1_cntrl0.L2cacheMemory_request_type_IFETCH: 47.4302%
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2011-04-20 03:45:23 +02:00
|
|
|
system.l1_cntrl0.L2cacheMemory_access_mode_type_Supervisor: 1362 100%
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
--- L1Cache ---
|
2010-01-30 05:29:40 +01:00
|
|
|
- Event Counts -
|
2011-02-09 03:07:54 +01:00
|
|
|
Load [1193 ] 1193
|
|
|
|
Ifetch [6425 ] 6425
|
|
|
|
Store [892 ] 892
|
2010-08-21 02:44:26 +02:00
|
|
|
L2_Replacement [1143 ] 1143
|
|
|
|
L1_to_L2 [1354 ] 1354
|
|
|
|
Trigger_L2_to_L1D [138 ] 138
|
|
|
|
Trigger_L2_to_L1I [65 ] 65
|
|
|
|
Complete_L2_to_L1 [203 ] 203
|
|
|
|
Other_GETX [0 ] 0
|
|
|
|
Other_GETS [0 ] 0
|
|
|
|
Merged_GETS [0 ] 0
|
|
|
|
Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
Invalidate [0 ] 0
|
|
|
|
Ack [0 ] 0
|
|
|
|
Shared_Ack [0 ] 0
|
|
|
|
Data [0 ] 0
|
|
|
|
Shared_Data [0 ] 0
|
|
|
|
Exclusive_Data [1159 ] 1159
|
|
|
|
Writeback_Ack [1143 ] 1143
|
|
|
|
Writeback_Nack [0 ] 0
|
|
|
|
All_acks [0 ] 0
|
|
|
|
All_acks_no_sharers [1159 ] 1159
|
2011-04-20 03:45:23 +02:00
|
|
|
Flush_line [0 ] 0
|
|
|
|
Block_Ack [0 ] 0
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
- Transitions -
|
2010-08-21 02:44:26 +02:00
|
|
|
I Load [420 ] 420
|
|
|
|
I Ifetch [581 ] 581
|
|
|
|
I Store [158 ] 158
|
|
|
|
I L2_Replacement [0 ] 0
|
|
|
|
I L1_to_L2 [0 ] 0
|
|
|
|
I Trigger_L2_to_L1D [0 ] 0
|
|
|
|
I Trigger_L2_to_L1I [0 ] 0
|
|
|
|
I Other_GETX [0 ] 0
|
|
|
|
I Other_GETS [0 ] 0
|
|
|
|
I Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
I NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
I Invalidate [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
I Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
S Load [0 ] 0
|
|
|
|
S Ifetch [0 ] 0
|
|
|
|
S Store [0 ] 0
|
|
|
|
S L2_Replacement [0 ] 0
|
|
|
|
S L1_to_L2 [0 ] 0
|
|
|
|
S Trigger_L2_to_L1D [0 ] 0
|
|
|
|
S Trigger_L2_to_L1I [0 ] 0
|
|
|
|
S Other_GETX [0 ] 0
|
|
|
|
S Other_GETS [0 ] 0
|
|
|
|
S Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
S NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
S Invalidate [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
S Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
O Load [0 ] 0
|
|
|
|
O Ifetch [0 ] 0
|
|
|
|
O Store [0 ] 0
|
|
|
|
O L2_Replacement [0 ] 0
|
|
|
|
O L1_to_L2 [0 ] 0
|
|
|
|
O Trigger_L2_to_L1D [0 ] 0
|
|
|
|
O Trigger_L2_to_L1I [0 ] 0
|
|
|
|
O Other_GETX [0 ] 0
|
|
|
|
O Other_GETS [0 ] 0
|
|
|
|
O Merged_GETS [0 ] 0
|
|
|
|
O Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
O NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
O Invalidate [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
O Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2012-01-11 00:28:49 +01:00
|
|
|
M Load [306 ] 306
|
|
|
|
M Ifetch [5768 ] 5768
|
|
|
|
M Store [60 ] 60
|
2010-08-21 02:44:26 +02:00
|
|
|
M L2_Replacement [923 ] 923
|
|
|
|
M L1_to_L2 [1061 ] 1061
|
|
|
|
M Trigger_L2_to_L1D [68 ] 68
|
|
|
|
M Trigger_L2_to_L1I [65 ] 65
|
|
|
|
M Other_GETX [0 ] 0
|
|
|
|
M Other_GETS [0 ] 0
|
|
|
|
M Merged_GETS [0 ] 0
|
|
|
|
M Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
M NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
M Invalidate [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
M Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2012-01-11 00:28:49 +01:00
|
|
|
MM Load [354 ] 354
|
2010-08-21 02:44:26 +02:00
|
|
|
MM Ifetch [0 ] 0
|
2012-01-11 00:28:49 +01:00
|
|
|
MM Store [614 ] 614
|
2010-08-21 02:44:26 +02:00
|
|
|
MM L2_Replacement [220 ] 220
|
|
|
|
MM L1_to_L2 [293 ] 293
|
|
|
|
MM Trigger_L2_to_L1D [70 ] 70
|
|
|
|
MM Trigger_L2_to_L1I [0 ] 0
|
|
|
|
MM Other_GETX [0 ] 0
|
|
|
|
MM Other_GETS [0 ] 0
|
|
|
|
MM Merged_GETS [0 ] 0
|
|
|
|
MM Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
MM NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
MM Invalidate [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
MM Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2012-01-11 00:28:49 +01:00
|
|
|
IR Load [0 ] 0
|
|
|
|
IR Ifetch [0 ] 0
|
|
|
|
IR Store [0 ] 0
|
|
|
|
IR L1_to_L2 [0 ] 0
|
|
|
|
IR Flush_line [0 ] 0
|
|
|
|
|
|
|
|
SR Load [0 ] 0
|
|
|
|
SR Ifetch [0 ] 0
|
|
|
|
SR Store [0 ] 0
|
|
|
|
SR L1_to_L2 [0 ] 0
|
|
|
|
SR Flush_line [0 ] 0
|
|
|
|
|
|
|
|
OR Load [0 ] 0
|
|
|
|
OR Ifetch [0 ] 0
|
|
|
|
OR Store [0 ] 0
|
|
|
|
OR L1_to_L2 [0 ] 0
|
|
|
|
OR Flush_line [0 ] 0
|
|
|
|
|
|
|
|
MR Load [62 ] 62
|
|
|
|
MR Ifetch [65 ] 65
|
|
|
|
MR Store [6 ] 6
|
|
|
|
MR L1_to_L2 [0 ] 0
|
|
|
|
MR Flush_line [0 ] 0
|
|
|
|
|
|
|
|
MMR Load [43 ] 43
|
|
|
|
MMR Ifetch [0 ] 0
|
|
|
|
MMR Store [27 ] 27
|
|
|
|
MMR L1_to_L2 [0 ] 0
|
|
|
|
MMR Flush_line [0 ] 0
|
|
|
|
|
2010-08-21 02:44:26 +02:00
|
|
|
IM Load [0 ] 0
|
|
|
|
IM Ifetch [0 ] 0
|
|
|
|
IM Store [0 ] 0
|
|
|
|
IM L2_Replacement [0 ] 0
|
|
|
|
IM L1_to_L2 [0 ] 0
|
|
|
|
IM Other_GETX [0 ] 0
|
|
|
|
IM Other_GETS [0 ] 0
|
|
|
|
IM Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
IM NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
IM Invalidate [0 ] 0
|
|
|
|
IM Ack [0 ] 0
|
|
|
|
IM Data [0 ] 0
|
|
|
|
IM Exclusive_Data [158 ] 158
|
2011-04-20 03:45:23 +02:00
|
|
|
IM Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
SM Load [0 ] 0
|
|
|
|
SM Ifetch [0 ] 0
|
|
|
|
SM Store [0 ] 0
|
|
|
|
SM L2_Replacement [0 ] 0
|
|
|
|
SM L1_to_L2 [0 ] 0
|
|
|
|
SM Other_GETX [0 ] 0
|
|
|
|
SM Other_GETS [0 ] 0
|
|
|
|
SM Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
SM NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
SM Invalidate [0 ] 0
|
|
|
|
SM Ack [0 ] 0
|
|
|
|
SM Data [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
SM Exclusive_Data [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
SM Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
OM Load [0 ] 0
|
|
|
|
OM Ifetch [0 ] 0
|
|
|
|
OM Store [0 ] 0
|
|
|
|
OM L2_Replacement [0 ] 0
|
|
|
|
OM L1_to_L2 [0 ] 0
|
|
|
|
OM Other_GETX [0 ] 0
|
|
|
|
OM Other_GETS [0 ] 0
|
|
|
|
OM Merged_GETS [0 ] 0
|
|
|
|
OM Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
OM NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
OM Invalidate [0 ] 0
|
|
|
|
OM Ack [0 ] 0
|
|
|
|
OM All_acks [0 ] 0
|
|
|
|
OM All_acks_no_sharers [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
OM Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
ISM Load [0 ] 0
|
|
|
|
ISM Ifetch [0 ] 0
|
|
|
|
ISM Store [0 ] 0
|
|
|
|
ISM L2_Replacement [0 ] 0
|
|
|
|
ISM L1_to_L2 [0 ] 0
|
|
|
|
ISM Ack [0 ] 0
|
|
|
|
ISM All_acks_no_sharers [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
ISM Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
M_W Load [0 ] 0
|
|
|
|
M_W Ifetch [0 ] 0
|
|
|
|
M_W Store [0 ] 0
|
|
|
|
M_W L2_Replacement [0 ] 0
|
|
|
|
M_W L1_to_L2 [0 ] 0
|
|
|
|
M_W Ack [0 ] 0
|
|
|
|
M_W All_acks_no_sharers [1001 ] 1001
|
2011-04-20 03:45:23 +02:00
|
|
|
M_W Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
MM_W Load [0 ] 0
|
|
|
|
MM_W Ifetch [0 ] 0
|
|
|
|
MM_W Store [0 ] 0
|
|
|
|
MM_W L2_Replacement [0 ] 0
|
|
|
|
MM_W L1_to_L2 [0 ] 0
|
|
|
|
MM_W Ack [0 ] 0
|
|
|
|
MM_W All_acks_no_sharers [158 ] 158
|
2011-04-20 03:45:23 +02:00
|
|
|
MM_W Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
IS Load [0 ] 0
|
|
|
|
IS Ifetch [0 ] 0
|
|
|
|
IS Store [0 ] 0
|
|
|
|
IS L2_Replacement [0 ] 0
|
|
|
|
IS L1_to_L2 [0 ] 0
|
|
|
|
IS Other_GETX [0 ] 0
|
|
|
|
IS Other_GETS [0 ] 0
|
|
|
|
IS Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
IS NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
IS Invalidate [0 ] 0
|
|
|
|
IS Ack [0 ] 0
|
|
|
|
IS Shared_Ack [0 ] 0
|
|
|
|
IS Data [0 ] 0
|
|
|
|
IS Shared_Data [0 ] 0
|
|
|
|
IS Exclusive_Data [1001 ] 1001
|
2011-04-20 03:45:23 +02:00
|
|
|
IS Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
SS Load [0 ] 0
|
|
|
|
SS Ifetch [0 ] 0
|
|
|
|
SS Store [0 ] 0
|
|
|
|
SS L2_Replacement [0 ] 0
|
|
|
|
SS L1_to_L2 [0 ] 0
|
|
|
|
SS Ack [0 ] 0
|
|
|
|
SS Shared_Ack [0 ] 0
|
|
|
|
SS All_acks [0 ] 0
|
|
|
|
SS All_acks_no_sharers [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
SS Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
OI Load [0 ] 0
|
|
|
|
OI Ifetch [0 ] 0
|
|
|
|
OI Store [0 ] 0
|
|
|
|
OI L2_Replacement [0 ] 0
|
|
|
|
OI L1_to_L2 [0 ] 0
|
|
|
|
OI Other_GETX [0 ] 0
|
|
|
|
OI Other_GETS [0 ] 0
|
|
|
|
OI Merged_GETS [0 ] 0
|
|
|
|
OI Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
OI NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
OI Invalidate [0 ] 0
|
|
|
|
OI Writeback_Ack [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
OI Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2011-02-09 03:07:54 +01:00
|
|
|
MI Load [8 ] 8
|
|
|
|
MI Ifetch [11 ] 11
|
|
|
|
MI Store [27 ] 27
|
2010-08-21 02:44:26 +02:00
|
|
|
MI L2_Replacement [0 ] 0
|
|
|
|
MI L1_to_L2 [0 ] 0
|
|
|
|
MI Other_GETX [0 ] 0
|
|
|
|
MI Other_GETS [0 ] 0
|
|
|
|
MI Merged_GETS [0 ] 0
|
|
|
|
MI Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
MI NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
MI Invalidate [0 ] 0
|
|
|
|
MI Writeback_Ack [1143 ] 1143
|
2011-04-20 03:45:23 +02:00
|
|
|
MI Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
II Load [0 ] 0
|
|
|
|
II Ifetch [0 ] 0
|
|
|
|
II Store [0 ] 0
|
|
|
|
II L2_Replacement [0 ] 0
|
|
|
|
II L1_to_L2 [0 ] 0
|
|
|
|
II Other_GETX [0 ] 0
|
|
|
|
II Other_GETS [0 ] 0
|
|
|
|
II Other_GETS_No_Mig [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
II NC_DMA_GETS [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
II Invalidate [0 ] 0
|
|
|
|
II Writeback_Ack [0 ] 0
|
|
|
|
II Writeback_Nack [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
II Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
IT Load [0 ] 0
|
|
|
|
IT Ifetch [0 ] 0
|
|
|
|
IT Store [0 ] 0
|
|
|
|
IT L2_Replacement [0 ] 0
|
|
|
|
IT L1_to_L2 [0 ] 0
|
|
|
|
IT Complete_L2_to_L1 [0 ] 0
|
|
|
|
|
|
|
|
ST Load [0 ] 0
|
|
|
|
ST Ifetch [0 ] 0
|
|
|
|
ST Store [0 ] 0
|
|
|
|
ST L2_Replacement [0 ] 0
|
|
|
|
ST L1_to_L2 [0 ] 0
|
|
|
|
ST Complete_L2_to_L1 [0 ] 0
|
|
|
|
|
|
|
|
OT Load [0 ] 0
|
|
|
|
OT Ifetch [0 ] 0
|
|
|
|
OT Store [0 ] 0
|
|
|
|
OT L2_Replacement [0 ] 0
|
|
|
|
OT L1_to_L2 [0 ] 0
|
|
|
|
OT Complete_L2_to_L1 [0 ] 0
|
|
|
|
|
|
|
|
MT Load [0 ] 0
|
|
|
|
MT Ifetch [0 ] 0
|
|
|
|
MT Store [0 ] 0
|
|
|
|
MT L2_Replacement [0 ] 0
|
|
|
|
MT L1_to_L2 [0 ] 0
|
|
|
|
MT Complete_L2_to_L1 [133 ] 133
|
|
|
|
|
|
|
|
MMT Load [0 ] 0
|
|
|
|
MMT Ifetch [0 ] 0
|
|
|
|
MMT Store [0 ] 0
|
|
|
|
MMT L2_Replacement [0 ] 0
|
|
|
|
MMT L1_to_L2 [0 ] 0
|
|
|
|
MMT Complete_L2_to_L1 [70 ] 70
|
2011-04-20 03:45:23 +02:00
|
|
|
|
|
|
|
MI_F Load [0 ] 0
|
|
|
|
MI_F Ifetch [0 ] 0
|
|
|
|
MI_F Store [0 ] 0
|
|
|
|
MI_F L1_to_L2 [0 ] 0
|
|
|
|
MI_F Writeback_Ack [0 ] 0
|
|
|
|
MI_F Flush_line [0 ] 0
|
|
|
|
|
|
|
|
MM_F Load [0 ] 0
|
|
|
|
MM_F Ifetch [0 ] 0
|
|
|
|
MM_F Store [0 ] 0
|
|
|
|
MM_F L1_to_L2 [0 ] 0
|
|
|
|
MM_F Other_GETX [0 ] 0
|
|
|
|
MM_F Other_GETS [0 ] 0
|
|
|
|
MM_F Merged_GETS [0 ] 0
|
|
|
|
MM_F Other_GETS_No_Mig [0 ] 0
|
|
|
|
MM_F NC_DMA_GETS [0 ] 0
|
|
|
|
MM_F Invalidate [0 ] 0
|
|
|
|
MM_F Ack [0 ] 0
|
|
|
|
MM_F All_acks [0 ] 0
|
|
|
|
MM_F All_acks_no_sharers [0 ] 0
|
|
|
|
MM_F Flush_line [0 ] 0
|
|
|
|
MM_F Block_Ack [0 ] 0
|
|
|
|
|
|
|
|
IM_F Load [0 ] 0
|
|
|
|
IM_F Ifetch [0 ] 0
|
|
|
|
IM_F Store [0 ] 0
|
|
|
|
IM_F L2_Replacement [0 ] 0
|
|
|
|
IM_F L1_to_L2 [0 ] 0
|
|
|
|
IM_F Other_GETX [0 ] 0
|
|
|
|
IM_F Other_GETS [0 ] 0
|
|
|
|
IM_F Other_GETS_No_Mig [0 ] 0
|
|
|
|
IM_F NC_DMA_GETS [0 ] 0
|
|
|
|
IM_F Invalidate [0 ] 0
|
|
|
|
IM_F Ack [0 ] 0
|
|
|
|
IM_F Data [0 ] 0
|
|
|
|
IM_F Exclusive_Data [0 ] 0
|
|
|
|
IM_F Flush_line [0 ] 0
|
|
|
|
|
|
|
|
ISM_F Load [0 ] 0
|
|
|
|
ISM_F Ifetch [0 ] 0
|
|
|
|
ISM_F Store [0 ] 0
|
|
|
|
ISM_F L2_Replacement [0 ] 0
|
|
|
|
ISM_F L1_to_L2 [0 ] 0
|
|
|
|
ISM_F Ack [0 ] 0
|
|
|
|
ISM_F All_acks_no_sharers [0 ] 0
|
|
|
|
ISM_F Flush_line [0 ] 0
|
|
|
|
|
|
|
|
SM_F Load [0 ] 0
|
|
|
|
SM_F Ifetch [0 ] 0
|
|
|
|
SM_F Store [0 ] 0
|
|
|
|
SM_F L2_Replacement [0 ] 0
|
|
|
|
SM_F L1_to_L2 [0 ] 0
|
|
|
|
SM_F Other_GETX [0 ] 0
|
|
|
|
SM_F Other_GETS [0 ] 0
|
|
|
|
SM_F Other_GETS_No_Mig [0 ] 0
|
|
|
|
SM_F NC_DMA_GETS [0 ] 0
|
|
|
|
SM_F Invalidate [0 ] 0
|
|
|
|
SM_F Ack [0 ] 0
|
|
|
|
SM_F Data [0 ] 0
|
|
|
|
SM_F Exclusive_Data [0 ] 0
|
|
|
|
SM_F Flush_line [0 ] 0
|
|
|
|
|
|
|
|
OM_F Load [0 ] 0
|
|
|
|
OM_F Ifetch [0 ] 0
|
|
|
|
OM_F Store [0 ] 0
|
|
|
|
OM_F L2_Replacement [0 ] 0
|
|
|
|
OM_F L1_to_L2 [0 ] 0
|
|
|
|
OM_F Other_GETX [0 ] 0
|
|
|
|
OM_F Other_GETS [0 ] 0
|
|
|
|
OM_F Merged_GETS [0 ] 0
|
|
|
|
OM_F Other_GETS_No_Mig [0 ] 0
|
|
|
|
OM_F NC_DMA_GETS [0 ] 0
|
|
|
|
OM_F Invalidate [0 ] 0
|
|
|
|
OM_F Ack [0 ] 0
|
|
|
|
OM_F All_acks [0 ] 0
|
|
|
|
OM_F All_acks_no_sharers [0 ] 0
|
|
|
|
OM_F Flush_line [0 ] 0
|
|
|
|
|
|
|
|
MM_WF Load [0 ] 0
|
|
|
|
MM_WF Ifetch [0 ] 0
|
|
|
|
MM_WF Store [0 ] 0
|
|
|
|
MM_WF L2_Replacement [0 ] 0
|
|
|
|
MM_WF L1_to_L2 [0 ] 0
|
|
|
|
MM_WF Ack [0 ] 0
|
|
|
|
MM_WF All_acks_no_sharers [0 ] 0
|
|
|
|
MM_WF Flush_line [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
Cache Stats: system.dir_cntrl0.probeFilter
|
|
|
|
system.dir_cntrl0.probeFilter_total_misses: 0
|
|
|
|
system.dir_cntrl0.probeFilter_total_demand_misses: 0
|
|
|
|
system.dir_cntrl0.probeFilter_total_prefetches: 0
|
|
|
|
system.dir_cntrl0.probeFilter_total_sw_prefetches: 0
|
|
|
|
system.dir_cntrl0.probeFilter_total_hw_prefetches: 0
|
|
|
|
|
|
|
|
|
|
|
|
Memory controller: system.dir_cntrl0.memBuffer:
|
2010-01-30 05:29:40 +01:00
|
|
|
memory_total_requests: 1379
|
|
|
|
memory_reads: 1159
|
|
|
|
memory_writes: 220
|
2011-02-09 03:07:54 +01:00
|
|
|
memory_refreshes: 435
|
|
|
|
memory_total_request_delays: 495
|
|
|
|
memory_delays_per_request: 0.358956
|
|
|
|
memory_delays_in_input_queue: 3
|
2010-01-30 05:29:40 +01:00
|
|
|
memory_delays_behind_head_of_bank_queue: 0
|
2011-02-09 03:07:54 +01:00
|
|
|
memory_delays_stalled_at_head_of_bank_queue: 492
|
|
|
|
memory_stalls_for_bank_busy: 124
|
2010-01-30 05:29:40 +01:00
|
|
|
memory_stalls_for_random_busy: 0
|
|
|
|
memory_stalls_for_anti_starvation: 0
|
2011-02-09 03:07:54 +01:00
|
|
|
memory_stalls_for_arbitration: 23
|
2010-08-21 02:44:26 +02:00
|
|
|
memory_stalls_for_bus: 78
|
2010-01-30 05:29:40 +01:00
|
|
|
memory_stalls_for_tfaw: 0
|
2011-02-09 03:07:54 +01:00
|
|
|
memory_stalls_for_read_write_turnaround: 267
|
2010-01-30 05:29:40 +01:00
|
|
|
memory_stalls_for_read_read_turnaround: 0
|
|
|
|
accesses_per_bank: 75 17 45 40 54 101 33 16 20 22 32 34 53 50 39 31 39 22 21 27 28 38 81 22 31 23 32 72 89 126 14 52
|
|
|
|
|
2010-08-21 02:44:26 +02:00
|
|
|
--- Directory ---
|
2010-01-30 05:29:40 +01:00
|
|
|
- Event Counts -
|
2010-08-21 02:44:26 +02:00
|
|
|
GETX [189 ] 189
|
|
|
|
GETS [1027 ] 1027
|
|
|
|
PUT [1143 ] 1143
|
|
|
|
Unblock [0 ] 0
|
|
|
|
UnblockS [0 ] 0
|
|
|
|
UnblockM [1159 ] 1159
|
|
|
|
Writeback_Clean [0 ] 0
|
|
|
|
Writeback_Dirty [0 ] 0
|
|
|
|
Writeback_Exclusive_Clean [923 ] 923
|
|
|
|
Writeback_Exclusive_Dirty [220 ] 220
|
|
|
|
Pf_Replacement [0 ] 0
|
|
|
|
DMA_READ [0 ] 0
|
|
|
|
DMA_WRITE [0 ] 0
|
|
|
|
Memory_Data [1159 ] 1159
|
|
|
|
Memory_Ack [220 ] 220
|
|
|
|
Ack [0 ] 0
|
|
|
|
Shared_Ack [0 ] 0
|
|
|
|
Shared_Data [0 ] 0
|
|
|
|
Data [0 ] 0
|
|
|
|
Exclusive_Data [0 ] 0
|
|
|
|
All_acks_and_shared_data [0 ] 0
|
|
|
|
All_acks_and_owner_data [0 ] 0
|
|
|
|
All_acks_and_data_no_sharers [0 ] 0
|
|
|
|
All_Unblocks [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
GETF [0 ] 0
|
|
|
|
PUTF [0 ] 0
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
- Transitions -
|
2010-08-21 02:44:26 +02:00
|
|
|
NX GETX [0 ] 0
|
|
|
|
NX GETS [0 ] 0
|
|
|
|
NX PUT [0 ] 0
|
|
|
|
NX Pf_Replacement [0 ] 0
|
|
|
|
NX DMA_READ [0 ] 0
|
|
|
|
NX DMA_WRITE [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NX GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO GETX [0 ] 0
|
|
|
|
NO GETS [0 ] 0
|
|
|
|
NO PUT [1143 ] 1143
|
|
|
|
NO Pf_Replacement [0 ] 0
|
|
|
|
NO DMA_READ [0 ] 0
|
|
|
|
NO DMA_WRITE [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
S GETX [0 ] 0
|
|
|
|
S GETS [0 ] 0
|
|
|
|
S PUT [0 ] 0
|
|
|
|
S Pf_Replacement [0 ] 0
|
|
|
|
S DMA_READ [0 ] 0
|
|
|
|
S DMA_WRITE [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
S GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
O GETX [0 ] 0
|
|
|
|
O GETS [0 ] 0
|
|
|
|
O PUT [0 ] 0
|
|
|
|
O Pf_Replacement [0 ] 0
|
|
|
|
O DMA_READ [0 ] 0
|
|
|
|
O DMA_WRITE [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
O GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
E GETX [158 ] 158
|
|
|
|
E GETS [1001 ] 1001
|
|
|
|
E PUT [0 ] 0
|
|
|
|
E DMA_READ [0 ] 0
|
|
|
|
E DMA_WRITE [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
E GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
O_R GETX [0 ] 0
|
|
|
|
O_R GETS [0 ] 0
|
|
|
|
O_R PUT [0 ] 0
|
|
|
|
O_R Pf_Replacement [0 ] 0
|
|
|
|
O_R DMA_READ [0 ] 0
|
|
|
|
O_R DMA_WRITE [0 ] 0
|
|
|
|
O_R Ack [0 ] 0
|
|
|
|
O_R All_acks_and_data_no_sharers [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
O_R GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
S_R GETX [0 ] 0
|
|
|
|
S_R GETS [0 ] 0
|
|
|
|
S_R PUT [0 ] 0
|
|
|
|
S_R Pf_Replacement [0 ] 0
|
|
|
|
S_R DMA_READ [0 ] 0
|
|
|
|
S_R DMA_WRITE [0 ] 0
|
|
|
|
S_R Ack [0 ] 0
|
|
|
|
S_R Data [0 ] 0
|
|
|
|
S_R All_acks_and_data_no_sharers [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
S_R GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_R GETX [0 ] 0
|
|
|
|
NO_R GETS [0 ] 0
|
|
|
|
NO_R PUT [0 ] 0
|
|
|
|
NO_R Pf_Replacement [0 ] 0
|
|
|
|
NO_R DMA_READ [0 ] 0
|
|
|
|
NO_R DMA_WRITE [0 ] 0
|
|
|
|
NO_R Ack [0 ] 0
|
|
|
|
NO_R Data [0 ] 0
|
|
|
|
NO_R Exclusive_Data [0 ] 0
|
|
|
|
NO_R All_acks_and_data_no_sharers [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_R GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_B GETX [0 ] 0
|
|
|
|
NO_B GETS [0 ] 0
|
|
|
|
NO_B PUT [0 ] 0
|
|
|
|
NO_B UnblockS [0 ] 0
|
|
|
|
NO_B UnblockM [1159 ] 1159
|
|
|
|
NO_B Pf_Replacement [0 ] 0
|
|
|
|
NO_B DMA_READ [0 ] 0
|
|
|
|
NO_B DMA_WRITE [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_B GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_B_X GETX [0 ] 0
|
|
|
|
NO_B_X GETS [0 ] 0
|
|
|
|
NO_B_X PUT [0 ] 0
|
|
|
|
NO_B_X UnblockS [0 ] 0
|
|
|
|
NO_B_X UnblockM [0 ] 0
|
|
|
|
NO_B_X Pf_Replacement [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
NO_B_X DMA_READ [0 ] 0
|
|
|
|
NO_B_X DMA_WRITE [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_B_X GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_B_S GETX [0 ] 0
|
|
|
|
NO_B_S GETS [0 ] 0
|
|
|
|
NO_B_S PUT [0 ] 0
|
|
|
|
NO_B_S UnblockS [0 ] 0
|
|
|
|
NO_B_S UnblockM [0 ] 0
|
|
|
|
NO_B_S Pf_Replacement [0 ] 0
|
|
|
|
NO_B_S DMA_READ [0 ] 0
|
|
|
|
NO_B_S DMA_WRITE [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_B_S GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_B_S_W GETX [0 ] 0
|
|
|
|
NO_B_S_W GETS [0 ] 0
|
|
|
|
NO_B_S_W PUT [0 ] 0
|
|
|
|
NO_B_S_W UnblockS [0 ] 0
|
|
|
|
NO_B_S_W Pf_Replacement [0 ] 0
|
|
|
|
NO_B_S_W DMA_READ [0 ] 0
|
|
|
|
NO_B_S_W DMA_WRITE [0 ] 0
|
|
|
|
NO_B_S_W All_Unblocks [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_B_S_W GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
O_B GETX [0 ] 0
|
|
|
|
O_B GETS [0 ] 0
|
|
|
|
O_B PUT [0 ] 0
|
|
|
|
O_B UnblockS [0 ] 0
|
2011-02-09 03:07:54 +01:00
|
|
|
O_B UnblockM [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
O_B Pf_Replacement [0 ] 0
|
|
|
|
O_B DMA_READ [0 ] 0
|
|
|
|
O_B DMA_WRITE [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
O_B GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_B_W GETX [0 ] 0
|
|
|
|
NO_B_W GETS [0 ] 0
|
|
|
|
NO_B_W PUT [0 ] 0
|
|
|
|
NO_B_W UnblockS [0 ] 0
|
|
|
|
NO_B_W UnblockM [0 ] 0
|
|
|
|
NO_B_W Pf_Replacement [0 ] 0
|
|
|
|
NO_B_W DMA_READ [0 ] 0
|
|
|
|
NO_B_W DMA_WRITE [0 ] 0
|
|
|
|
NO_B_W Memory_Data [1159 ] 1159
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_B_W GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
O_B_W GETX [0 ] 0
|
|
|
|
O_B_W GETS [0 ] 0
|
|
|
|
O_B_W PUT [0 ] 0
|
|
|
|
O_B_W UnblockS [0 ] 0
|
|
|
|
O_B_W Pf_Replacement [0 ] 0
|
|
|
|
O_B_W DMA_READ [0 ] 0
|
|
|
|
O_B_W DMA_WRITE [0 ] 0
|
|
|
|
O_B_W Memory_Data [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
O_B_W GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_W GETX [0 ] 0
|
|
|
|
NO_W GETS [0 ] 0
|
|
|
|
NO_W PUT [0 ] 0
|
|
|
|
NO_W Pf_Replacement [0 ] 0
|
|
|
|
NO_W DMA_READ [0 ] 0
|
|
|
|
NO_W DMA_WRITE [0 ] 0
|
|
|
|
NO_W Memory_Data [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_W GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
O_W GETX [0 ] 0
|
|
|
|
O_W GETS [0 ] 0
|
|
|
|
O_W PUT [0 ] 0
|
|
|
|
O_W Pf_Replacement [0 ] 0
|
|
|
|
O_W DMA_READ [0 ] 0
|
|
|
|
O_W DMA_WRITE [0 ] 0
|
|
|
|
O_W Memory_Data [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
O_W GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_DW_B_W GETX [0 ] 0
|
|
|
|
NO_DW_B_W GETS [0 ] 0
|
|
|
|
NO_DW_B_W PUT [0 ] 0
|
|
|
|
NO_DW_B_W Pf_Replacement [0 ] 0
|
|
|
|
NO_DW_B_W DMA_READ [0 ] 0
|
|
|
|
NO_DW_B_W DMA_WRITE [0 ] 0
|
|
|
|
NO_DW_B_W Ack [0 ] 0
|
|
|
|
NO_DW_B_W Data [0 ] 0
|
|
|
|
NO_DW_B_W Exclusive_Data [0 ] 0
|
|
|
|
NO_DW_B_W All_acks_and_data_no_sharers [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_DW_B_W GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_DR_B_W GETX [0 ] 0
|
|
|
|
NO_DR_B_W GETS [0 ] 0
|
|
|
|
NO_DR_B_W PUT [0 ] 0
|
|
|
|
NO_DR_B_W Pf_Replacement [0 ] 0
|
|
|
|
NO_DR_B_W DMA_READ [0 ] 0
|
|
|
|
NO_DR_B_W DMA_WRITE [0 ] 0
|
|
|
|
NO_DR_B_W Memory_Data [0 ] 0
|
|
|
|
NO_DR_B_W Ack [0 ] 0
|
|
|
|
NO_DR_B_W Shared_Ack [0 ] 0
|
|
|
|
NO_DR_B_W Shared_Data [0 ] 0
|
|
|
|
NO_DR_B_W Data [0 ] 0
|
|
|
|
NO_DR_B_W Exclusive_Data [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_DR_B_W GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_DR_B_D GETX [0 ] 0
|
|
|
|
NO_DR_B_D GETS [0 ] 0
|
|
|
|
NO_DR_B_D PUT [0 ] 0
|
|
|
|
NO_DR_B_D Pf_Replacement [0 ] 0
|
|
|
|
NO_DR_B_D DMA_READ [0 ] 0
|
|
|
|
NO_DR_B_D DMA_WRITE [0 ] 0
|
|
|
|
NO_DR_B_D Ack [0 ] 0
|
|
|
|
NO_DR_B_D Shared_Ack [0 ] 0
|
|
|
|
NO_DR_B_D Shared_Data [0 ] 0
|
|
|
|
NO_DR_B_D Data [0 ] 0
|
|
|
|
NO_DR_B_D Exclusive_Data [0 ] 0
|
|
|
|
NO_DR_B_D All_acks_and_shared_data [0 ] 0
|
|
|
|
NO_DR_B_D All_acks_and_owner_data [0 ] 0
|
|
|
|
NO_DR_B_D All_acks_and_data_no_sharers [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_DR_B_D GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_DR_B GETX [0 ] 0
|
|
|
|
NO_DR_B GETS [0 ] 0
|
|
|
|
NO_DR_B PUT [0 ] 0
|
|
|
|
NO_DR_B Pf_Replacement [0 ] 0
|
|
|
|
NO_DR_B DMA_READ [0 ] 0
|
|
|
|
NO_DR_B DMA_WRITE [0 ] 0
|
|
|
|
NO_DR_B Ack [0 ] 0
|
|
|
|
NO_DR_B Shared_Ack [0 ] 0
|
|
|
|
NO_DR_B Shared_Data [0 ] 0
|
|
|
|
NO_DR_B Data [0 ] 0
|
|
|
|
NO_DR_B Exclusive_Data [0 ] 0
|
|
|
|
NO_DR_B All_acks_and_shared_data [0 ] 0
|
|
|
|
NO_DR_B All_acks_and_owner_data [0 ] 0
|
|
|
|
NO_DR_B All_acks_and_data_no_sharers [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_DR_B GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
NO_DW_W GETX [0 ] 0
|
|
|
|
NO_DW_W GETS [0 ] 0
|
|
|
|
NO_DW_W PUT [0 ] 0
|
|
|
|
NO_DW_W Pf_Replacement [0 ] 0
|
|
|
|
NO_DW_W DMA_READ [0 ] 0
|
|
|
|
NO_DW_W DMA_WRITE [0 ] 0
|
|
|
|
NO_DW_W Memory_Ack [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
NO_DW_W GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
O_DR_B_W GETX [0 ] 0
|
|
|
|
O_DR_B_W GETS [0 ] 0
|
|
|
|
O_DR_B_W PUT [0 ] 0
|
|
|
|
O_DR_B_W Pf_Replacement [0 ] 0
|
|
|
|
O_DR_B_W DMA_READ [0 ] 0
|
|
|
|
O_DR_B_W DMA_WRITE [0 ] 0
|
|
|
|
O_DR_B_W Memory_Data [0 ] 0
|
|
|
|
O_DR_B_W Ack [0 ] 0
|
|
|
|
O_DR_B_W Shared_Ack [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
O_DR_B_W GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
O_DR_B GETX [0 ] 0
|
|
|
|
O_DR_B GETS [0 ] 0
|
|
|
|
O_DR_B PUT [0 ] 0
|
|
|
|
O_DR_B Pf_Replacement [0 ] 0
|
|
|
|
O_DR_B DMA_READ [0 ] 0
|
|
|
|
O_DR_B DMA_WRITE [0 ] 0
|
|
|
|
O_DR_B Ack [0 ] 0
|
|
|
|
O_DR_B Shared_Ack [0 ] 0
|
|
|
|
O_DR_B All_acks_and_owner_data [0 ] 0
|
|
|
|
O_DR_B All_acks_and_data_no_sharers [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
O_DR_B GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
WB GETX [27 ] 27
|
|
|
|
WB GETS [19 ] 19
|
|
|
|
WB PUT [0 ] 0
|
|
|
|
WB Unblock [0 ] 0
|
|
|
|
WB Writeback_Clean [0 ] 0
|
|
|
|
WB Writeback_Dirty [0 ] 0
|
|
|
|
WB Writeback_Exclusive_Clean [923 ] 923
|
|
|
|
WB Writeback_Exclusive_Dirty [220 ] 220
|
|
|
|
WB Pf_Replacement [0 ] 0
|
|
|
|
WB DMA_READ [0 ] 0
|
|
|
|
WB DMA_WRITE [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
WB GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
WB_O_W GETX [0 ] 0
|
|
|
|
WB_O_W GETS [0 ] 0
|
|
|
|
WB_O_W PUT [0 ] 0
|
|
|
|
WB_O_W Pf_Replacement [0 ] 0
|
|
|
|
WB_O_W DMA_READ [0 ] 0
|
|
|
|
WB_O_W DMA_WRITE [0 ] 0
|
|
|
|
WB_O_W Memory_Ack [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
WB_O_W GETF [0 ] 0
|
2010-08-21 02:44:26 +02:00
|
|
|
|
|
|
|
WB_E_W GETX [4 ] 4
|
|
|
|
WB_E_W GETS [7 ] 7
|
|
|
|
WB_E_W PUT [0 ] 0
|
|
|
|
WB_E_W Pf_Replacement [0 ] 0
|
|
|
|
WB_E_W DMA_READ [0 ] 0
|
|
|
|
WB_E_W DMA_WRITE [0 ] 0
|
2011-04-20 03:45:23 +02:00
|
|
|
WB_E_W Memory_Ack [220 ] 220
|
|
|
|
WB_E_W GETF [0 ] 0
|
|
|
|
|
|
|
|
NO_F GETX [0 ] 0
|
|
|
|
NO_F GETS [0 ] 0
|
|
|
|
NO_F PUT [0 ] 0
|
|
|
|
NO_F UnblockM [0 ] 0
|
|
|
|
NO_F Pf_Replacement [0 ] 0
|
|
|
|
NO_F GETF [0 ] 0
|
|
|
|
NO_F PUTF [0 ] 0
|
|
|
|
|
|
|
|
NO_F_W GETX [0 ] 0
|
|
|
|
NO_F_W GETS [0 ] 0
|
|
|
|
NO_F_W PUT [0 ] 0
|
|
|
|
NO_F_W Pf_Replacement [0 ] 0
|
|
|
|
NO_F_W DMA_READ [0 ] 0
|
|
|
|
NO_F_W DMA_WRITE [0 ] 0
|
|
|
|
NO_F_W Memory_Data [0 ] 0
|
2012-01-11 00:28:49 +01:00
|
|
|
NO_F_W GETF [0 ] 0
|
|
|
|
|