sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
gem5/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simout

17 lines
925 B
Text
Raw Normal View History

sparc: update long regressions
2011-06-13 03:35:03 +02:00
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
add a sparc fs regression src/dev/sparc/iob.cc: don't warn on cpu restart/idle/halt stuff tests/SConscript: add sparc target in test Sconscript util/regress: Add SPARC_FS target in regress --HG-- extra : convert_revision : 37fa21700ec4c350d87ca9723bc3359feb81c50a
2007-03-04 04:45:26 +01:00
tests: update t1000 & pc-switcheroo-full stats committed reference config.json files too
2014-05-12 23:22:17 +02:00
gem5 compiled May 12 2014 11:27:38
gem5 started May 12 2014 11:28:05
all: Update stats for memory per master and total fix.
2012-06-05 07:23:16 +02:00
gem5 executing on zizzer
tests: update t1000 & pc-switcheroo-full stats committed reference config.json files too
2014-05-12 23:22:17 +02:00
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic -re /z/stever/hg/gem5/tests/run.py build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic
fixed sttw instruction changes execution trace a bit --HG-- extra : convert_revision : 4bebe6f9acedfd29dfe02f16d4ddb551a2fc7290
2007-04-04 00:28:59 +02:00
Global frequency set at 2000000000 ticks per second
stats: update patches for branch predictor and fetch updates.
2013-03-05 05:33:47 +01:00
info: No kernel set for full system simulation. Assuming you know what you're doing
stats: update stats for no_value -> nan Lots of accumulated older changes too.
2012-05-09 20:52:14 +02:00
0: system.t1000.htod: Real-time clock set to Thu Jan 1 00:00:00 2009
0: system.t1000.htod: Real-time clock set to 1230768000
Reference updates. Since split cache is gone, a lot of config.ini changes, and minor changes to stats that are likely due to the decoupling of insertions/evictions in the cache.
2008-11-06 17:11:42 +01:00
info: Entering event queue @ 0. Starting simulation...
Update stats for new prefetching fixes. Prefetching is not enabled in any of our regressions, so no significant stat values have changed, but zero-valued prefetch stats no longer show up when prefetching is disabled so there are noticable changes in the reference stat files anyway.
2009-02-16 18:09:45 +01:00
info: Ignoring write to SPARC ERROR regsiter
info: Ignoring write to SPARC ERROR regsiter
stats: update patches for branch predictor and fetch updates.
2013-03-05 05:33:47 +01:00
Exiting @ tick 4467555024 because m5_exit instruction encountered
Reference in a new issue Copy permalink