gem5/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/config.ini

254 lines
4.3 KiB
INI
Raw Normal View History

[root]
type=Root
children=system
full_system=false
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000
[system]
type=System
children=cpu membus physmem
boot_osflags=a
2012-11-02 17:50:06 +01:00
clock=1000
init_param=0
kernel=
load_addr_mask=1099511627775
mem_mode=atomic
memories=system.physmem
num_work_ids=16
readfile=
symbolfile=
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]
[system.cpu]
type=InOrderCPU
2012-11-02 17:50:06 +01:00
children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload
BTBEntries=4096
BTBTagSize=16
RASSize=16
activity=0
cachePorts=2
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=500
cpu_id=0
defer_registration=false
div16Latency=1
div16RepeatRate=1
div24Latency=1
div24RepeatRate=1
div32Latency=1
div32RepeatRate=1
div8Latency=1
div8RepeatRate=1
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu.dtb
fetchBuffSize=4
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
instShiftAmt=2
interrupts=system.cpu.interrupts
2012-11-02 17:50:06 +01:00
isa=system.cpu.isa
itb=system.cpu.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
memBlockSize=64
multLatency=1
multRepeatRate=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
stageTracing=false
stageWidth=4
system=system
threadModel=SMT
tracer=system.cpu.tracer
workload=system.cpu.workload
dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side
[system.cpu.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=2
block_size=64
2012-11-02 17:50:06 +01:00
clock=500
forward_snoops=true
hash_delay=1
2012-11-02 17:50:06 +01:00
hit_latency=2
2011-04-20 03:45:23 +02:00
is_top_level=true
max_miss_count=0
2012-11-02 17:50:06 +01:00
mshrs=4
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
2012-11-02 17:50:06 +01:00
response_latency=2
size=262144
subblock_size=0
system=system
2012-11-02 17:50:06 +01:00
tgts_per_mshr=20
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu.dcache_port
mem_side=system.cpu.toL2Bus.slave[1]
[system.cpu.dtb]
type=AlphaTLB
size=64
[system.cpu.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=2
block_size=64
2012-11-02 17:50:06 +01:00
clock=500
forward_snoops=true
hash_delay=1
2012-11-02 17:50:06 +01:00
hit_latency=2
2011-04-20 03:45:23 +02:00
is_top_level=true
max_miss_count=0
2012-11-02 17:50:06 +01:00
mshrs=4
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
2012-11-02 17:50:06 +01:00
response_latency=2
size=131072
subblock_size=0
system=system
2012-11-02 17:50:06 +01:00
tgts_per_mshr=20
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu.icache_port
mem_side=system.cpu.toL2Bus.slave[0]
[system.cpu.interrupts]
type=AlphaInterrupts
2012-11-02 17:50:06 +01:00
[system.cpu.isa]
type=AlphaISA
[system.cpu.itb]
type=AlphaTLB
size=48
[system.cpu.l2cache]
type=BaseCache
addr_ranges=0:18446744073709551615
2012-11-02 17:50:06 +01:00
assoc=8
block_size=64
2012-11-02 17:50:06 +01:00
clock=500
forward_snoops=true
hash_delay=1
2012-11-02 17:50:06 +01:00
hit_latency=20
2011-04-20 03:45:23 +02:00
is_top_level=false
max_miss_count=0
2012-11-02 17:50:06 +01:00
mshrs=20
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
2012-11-02 17:50:06 +01:00
response_latency=20
size=2097152
subblock_size=0
system=system
2012-11-02 17:50:06 +01:00
tgts_per_mshr=12
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
type=CoherentBus
block_size=64
2012-11-02 17:50:06 +01:00
clock=500
header_cycles=1
use_default_range=false
2012-11-02 17:50:06 +01:00
width=32
master=system.cpu.l2cache.cpu_side
slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
[system.cpu.tracer]
type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=gzip input.log 1
2012-11-02 17:50:06 +01:00
cwd=build/ALPHA/tests/opt/long/se/00.gzip/alpha/tru64/inorder-timing
egid=100
env=
errout=cerr
euid=100
2012-11-02 17:50:06 +01:00
executable=/projects/pd/randd/dist/cpu2000/binaries/alpha/tru64/gzip
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100
[system.membus]
type=CoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=8
2012-11-02 17:50:06 +01:00
master=system.physmem.port
slave=system.system_port system.cpu.l2cache.mem_side
[system.physmem]
2012-11-02 17:50:06 +01:00
type=SimpleDRAM
addr_mapping=openmap
banks_per_rank=8
clock=1000
conf_table_reported=false
in_addr_map=true
2012-11-02 17:50:06 +01:00
lines_per_rowbuffer=64
mem_sched_policy=fcfs
null=false
2012-11-02 17:50:06 +01:00
page_policy=open
range=0:134217727
2012-11-02 17:50:06 +01:00
ranks_per_channel=2
read_buffer_size=32
tBURST=4000
tCL=14000
tRCD=14000
tREFI=7800000
tRFC=300000
tRP=14000
tWTR=1000
write_buffer_size=32
write_thresh_perc=70
zero=false
port=system.membus.master[0]