sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity
gem5/src/arch/sparc
History
Brandon Potter 43418e7f81 syscall-emul: Move memState into its own file 
The Process class is full of implementation details and
structures related to SE Mode. This changeset factors out an
internal class from Process and moves it into a separate file.
The purpose behind doing this is to clean up the code and make
it a bit more modular.

Change-Id: Ic6941a1657751e8d51d5b6b1dcc04f1195884280
Reviewed-on: https://gem5-review.googlesource.com/2263
Reviewed-by: Jason Lowe-Power <jason@lowepower.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
2017-03-09 19:19:38 +00:00
..
isa cpu. arch: add initiateMemRead() to ExecContext interface 2016-01-17 18:27:46 -08:00
linux syscall_emul: [PATCH 15/22] add clone/execve for threading and multiprocess simulations 2017-02-27 14:10:15 -05:00
solaris syscall_emul: [patch 5/22] remove LiveProcess class and use Process instead 2016-11-09 14:27:40 -06:00
asi.cc SPARC: Clean up some historical style issues. 2010-11-11 02:03:58 -08:00
asi.hh SPARC: Clean up some historical style issues. 2010-11-11 02:03:58 -08:00
decoder.cc ISA,CPU: Generalize and split out the components of the decode cache. 2012-05-26 13:45:12 -07:00
decoder.hh isa: Add parameter to pick different decoder inside ISA 2015-10-09 14:50:54 -05:00
faults.cc syscall_emul: [patch 13/22] add system call retry capability 2015-07-20 09:15:21 -05:00
faults.hh arch: Use const StaticInstPtr references where possible 2014-09-27 09:08:36 -04:00
handlers.hh gcc: Fix warnings for gcc 4.7 and clang 3.1 2012-07-02 08:21:53 -04:00
interrupts.cc style: remove trailing whitespace 2016-02-06 17:21:18 -08:00
interrupts.hh isa: Modify get/check interrupt routines 2016-07-21 17:19:15 +01:00
isa.cc style: [patch 1/22] use /r/3648/ to reorganize includes 2016-11-09 14:27:37 -06:00
isa.hh misc: Remove redundant compiler-specific defines 2015-10-12 04:07:59 -04:00
isa_traits.hh arch: Cleanup unused ISA traits constants 2014-09-03 07:42:21 -04:00
kernel_stats.hh Make commenting on close namespace brackets consistent. 2011-01-03 14:35:43 -08:00
locked_mem.hh cpu: Add CPU support for generatig wake up events when LLSC adresses are snooped. 2014-01-24 15:29:30 -06:00
microcode_rom.hh SPARC: Clean up some historical style issues. 2010-11-11 02:03:58 -08:00
miscregs.hh sparc: Fixup bit ordering in the PSTATE bit union 2014-08-26 10:13:23 -04:00
mmapped_ipr.hh arch: Add support for m5ops using mmapped IPRs 2013-09-30 12:20:43 +02:00
mt.hh clang/gcc: Fix compilation issues with clang 3.0 and gcc 4.6 2012-04-14 05:43:31 -04:00
nativetrace.cc style: [patch 1/22] use /r/3648/ to reorganize includes 2016-11-09 14:27:37 -06:00
nativetrace.hh Make commenting on close namespace brackets consistent. 2011-01-03 14:35:43 -08:00
pagetable.cc style: [patch 1/22] use /r/3648/ to reorganize includes 2016-11-09 14:27:37 -06:00
pagetable.hh style: remove trailing whitespace 2016-02-06 17:21:18 -08:00
process.cc syscall-emul: Move memState into its own file 2017-03-09 19:19:38 +00:00
process.hh syscall-emul: Move memState into its own file 2017-03-09 19:19:38 +00:00
pseudo_inst.hh kvm, x86: Adding support for SE mode execution 2014-11-23 18:01:08 -08:00
registers.hh revert 5af8f40d8f2c 2015-07-28 01:58:04 -05:00
remote_gdb.cc style: [patch 1/22] use /r/3648/ to reorganize includes 2016-11-09 14:27:37 -06:00
remote_gdb.hh arm: remote GDB: rationalize structure of register offsets 2015-12-18 15:12:07 -06:00
SConscript arch: teach ISA parser how to split code across files 2014-05-09 18:58:47 -04:00
SConsopts Rework the way SCons recurses into subdirectories, making it 2007-03-10 23:00:54 -08:00
sparc_traits.hh SPARC: Clean up some historical style issues. 2010-11-11 02:03:58 -08:00
SparcInterrupts.py sim: Include object header files in SWIG interfaces 2012-11-02 11:32:01 -05:00
SparcISA.py arch: Make the ISA class inherit from SimObject 2013-01-07 13:05:35 -05:00
SparcNativeTrace.py cpu: Put all CPU instruction tracers in a single file 2015-01-25 07:22:17 -05:00
SparcSystem.py sim: Include object header files in SWIG interfaces 2012-11-02 11:32:01 -05:00
SparcTLB.py sim: Include object header files in SWIG interfaces 2012-11-02 11:32:01 -05:00
stacktrace.hh arch: Use const StaticInstPtr references where possible 2014-09-27 09:08:36 -04:00
system.cc style: [patch 1/22] use /r/3648/ to reorganize includes 2016-11-09 14:27:37 -06:00
system.hh scons: Add missing override to appease clang 2016-02-23 03:27:20 -05:00
tlb.cc style: [patch 1/22] use /r/3648/ to reorganize includes 2016-11-09 14:27:37 -06:00
tlb.hh misc: Add missing overrides to appease clang 2016-02-15 03:40:32 -05:00
tlb_map.hh clang/gcc: Fix compilation issues with clang 3.0 and gcc 4.6 2012-04-14 05:43:31 -04:00
types.hh arch: get rid of unused LargestRead typedef 2016-01-17 18:27:46 -08:00
ua2005.cc style: [patch 1/22] use /r/3648/ to reorganize includes 2016-11-09 14:27:37 -06:00
utility.cc style: [patch 1/22] use /r/3648/ to reorganize includes 2016-11-09 14:27:37 -06:00
utility.hh arch: Use shared_ptr for all Faults 2014-10-16 05:49:51 -04:00
vtophys.cc style: [patch 1/22] use /r/3648/ to reorganize includes 2016-11-09 14:27:37 -06:00
vtophys.hh MEM: Clean-up of Functional/Virtual/TranslatingPort remnants 2012-01-30 03:44:25 -05:00