sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

sparc: Fixup bit ordering in the PSTATE bit union

Browse source 
The order of the MSB and LSB bit of the mm field in the PSTATE union
is wrong. Any access to this field will currently be ignored and reads
will always return zero. This patch fixes the ordering so it is <MSB,
LSB> instead of <LSB, MSB>.
This commit is contained in:
Andreas Sandberg 2014-08-26 10:13:23 -04:00
parent 3efabb4b2f
commit a3d3eb0ff7
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/arch/sparc/miscregs.hh
View file

@ -129,7 +129,7 @@ BitUnion16(PSTATE)
Bitfield<2> priv;
Bitfield<3> am;
Bitfield<4> pef;
Bitfield<6, 7> mm;
Bitfield<7, 6> mm;
Bitfield<8> tle;
Bitfield<9> cle;
Bitfield<10> pid0;