2006-06-28 17:02:14 +02:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2005 The Regents of The University of Michigan
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are
|
|
|
|
* met: redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer;
|
|
|
|
* redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution;
|
|
|
|
* neither the name of the copyright holders nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived from
|
|
|
|
* this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
* Authors: Ron Dreslinski
|
|
|
|
* Steve Reinhardt
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @file
|
|
|
|
* Stride Prefetcher template instantiations.
|
|
|
|
*/
|
|
|
|
|
2009-02-16 17:56:40 +01:00
|
|
|
#include "base/trace.hh"
|
2011-04-15 19:44:32 +02:00
|
|
|
#include "debug/HWPrefetch.hh"
|
2008-02-10 23:45:25 +01:00
|
|
|
#include "mem/cache/prefetch/stride.hh"
|
2006-06-28 17:02:14 +02:00
|
|
|
|
2006-12-19 06:53:06 +01:00
|
|
|
void
|
|
|
|
StridePrefetcher::calculatePrefetch(PacketPtr &pkt, std::list<Addr> &addresses,
|
|
|
|
std::list<Tick> &delays)
|
|
|
|
{
|
2009-02-16 17:56:40 +01:00
|
|
|
if (!pkt->req->hasPC()) {
|
|
|
|
DPRINTF(HWPrefetch, "ignoring request with no PC");
|
|
|
|
return;
|
|
|
|
}
|
2006-12-19 06:53:06 +01:00
|
|
|
|
2009-02-16 17:56:40 +01:00
|
|
|
Addr blk_addr = pkt->getAddr() & ~(Addr)(blkSize-1);
|
2012-02-12 23:07:38 +01:00
|
|
|
MasterID master_id = useMasterId ? pkt->req->masterId() : 0;
|
2009-02-16 17:56:40 +01:00
|
|
|
Addr pc = pkt->req->getPC();
|
2012-02-12 23:07:38 +01:00
|
|
|
assert(master_id < Max_Contexts);
|
|
|
|
std::list<StrideEntry*> &tab = table[master_id];
|
2006-12-19 06:53:06 +01:00
|
|
|
|
2009-02-16 17:56:40 +01:00
|
|
|
/* Scan Table for instAddr Match */
|
|
|
|
std::list<StrideEntry*>::iterator iter;
|
|
|
|
for (iter = tab.begin(); iter != tab.end(); iter++) {
|
|
|
|
if ((*iter)->instAddr == pc)
|
|
|
|
break;
|
|
|
|
}
|
2006-12-19 06:53:06 +01:00
|
|
|
|
2009-02-16 17:56:40 +01:00
|
|
|
if (iter != tab.end()) {
|
|
|
|
// Hit in table
|
2006-12-19 06:53:06 +01:00
|
|
|
|
2009-02-16 17:56:40 +01:00
|
|
|
int new_stride = blk_addr - (*iter)->missAddr;
|
|
|
|
bool stride_match = (new_stride == (*iter)->stride);
|
2006-06-28 17:02:14 +02:00
|
|
|
|
2009-02-16 17:56:40 +01:00
|
|
|
if (stride_match && new_stride != 0) {
|
|
|
|
if ((*iter)->confidence < Max_Conf)
|
|
|
|
(*iter)->confidence++;
|
|
|
|
} else {
|
|
|
|
(*iter)->stride = new_stride;
|
|
|
|
if ((*iter)->confidence > Min_Conf)
|
|
|
|
(*iter)->confidence = 0;
|
|
|
|
}
|
2006-06-28 17:02:14 +02:00
|
|
|
|
2009-02-16 17:56:40 +01:00
|
|
|
DPRINTF(HWPrefetch, "hit: PC %x blk_addr %x stride %d (%s), conf %d\n",
|
|
|
|
pc, blk_addr, new_stride, stride_match ? "match" : "change",
|
|
|
|
(*iter)->confidence);
|
|
|
|
|
|
|
|
(*iter)->missAddr = blk_addr;
|
|
|
|
|
|
|
|
if ((*iter)->confidence <= 0)
|
|
|
|
return;
|
|
|
|
|
|
|
|
for (int d = 1; d <= degree; d++) {
|
|
|
|
Addr new_addr = blk_addr + d * new_stride;
|
|
|
|
if (pageStop && !samePage(blk_addr, new_addr)) {
|
|
|
|
// Spanned the page, so now stop
|
|
|
|
pfSpanPage += degree - d + 1;
|
|
|
|
return;
|
|
|
|
} else {
|
|
|
|
DPRINTF(HWPrefetch, " queuing prefetch to %x @ %d\n",
|
|
|
|
new_addr, latency);
|
|
|
|
addresses.push_back(new_addr);
|
|
|
|
delays.push_back(latency);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
// Miss in table
|
|
|
|
// Find lowest confidence and replace
|
|
|
|
|
|
|
|
DPRINTF(HWPrefetch, "miss: PC %x blk_addr %x\n", pc, blk_addr);
|
|
|
|
|
|
|
|
if (tab.size() >= 256) { //set default table size is 256
|
|
|
|
std::list<StrideEntry*>::iterator min_pos = tab.begin();
|
|
|
|
int min_conf = (*min_pos)->confidence;
|
|
|
|
for (iter = min_pos, ++iter; iter != tab.end(); ++iter) {
|
|
|
|
if ((*iter)->confidence < min_conf){
|
|
|
|
min_pos = iter;
|
|
|
|
min_conf = (*iter)->confidence;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
DPRINTF(HWPrefetch, " replacing PC %x\n", (*min_pos)->instAddr);
|
2011-08-19 22:08:05 +02:00
|
|
|
|
|
|
|
// free entry and delete it
|
|
|
|
delete *min_pos;
|
2009-02-16 17:56:40 +01:00
|
|
|
tab.erase(min_pos);
|
|
|
|
}
|
|
|
|
|
|
|
|
StrideEntry *new_entry = new StrideEntry;
|
|
|
|
new_entry->instAddr = pc;
|
|
|
|
new_entry->missAddr = blk_addr;
|
|
|
|
new_entry->stride = 0;
|
|
|
|
new_entry->confidence = 0;
|
|
|
|
tab.push_back(new_entry);
|
|
|
|
}
|
2006-12-19 06:53:06 +01:00
|
|
|
}
|
2012-02-12 23:07:38 +01:00
|
|
|
|
|
|
|
|
|
|
|
StridePrefetcher*
|
|
|
|
StridePrefetcherParams::create()
|
|
|
|
{
|
|
|
|
return new StridePrefetcher(this);
|
|
|
|
}
|