2004-07-03 06:16:38 +02:00
|
|
|
# -*- mode:python -*-
|
|
|
|
|
2005-06-05 11:16:00 +02:00
|
|
|
# Copyright (c) 2004-2005 The Regents of The University of Michigan
|
2004-07-03 06:16:38 +02:00
|
|
|
# All rights reserved.
|
|
|
|
#
|
|
|
|
# Redistribution and use in source and binary forms, with or without
|
|
|
|
# modification, are permitted provided that the following conditions are
|
|
|
|
# met: redistributions of source code must retain the above copyright
|
|
|
|
# notice, this list of conditions and the following disclaimer;
|
|
|
|
# redistributions in binary form must reproduce the above copyright
|
|
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
|
|
# documentation and/or other materials provided with the distribution;
|
|
|
|
# neither the name of the copyright holders nor the names of its
|
|
|
|
# contributors may be used to endorse or promote products derived from
|
|
|
|
# this software without specific prior written permission.
|
|
|
|
#
|
|
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
|
|
|
import os
|
|
|
|
import sys
|
2005-03-28 07:41:28 +02:00
|
|
|
from os.path import isdir
|
2004-07-03 06:16:38 +02:00
|
|
|
|
|
|
|
# This file defines how to build a particular configuration of M5
|
|
|
|
# based on variable settings in the 'env' build environment.
|
|
|
|
|
|
|
|
# Import build environment variable from SConstruct.
|
|
|
|
Import('env')
|
|
|
|
|
|
|
|
###################################################
|
|
|
|
#
|
|
|
|
# Define needed sources.
|
|
|
|
#
|
|
|
|
###################################################
|
|
|
|
|
|
|
|
# Base sources used by all configurations.
|
|
|
|
|
2006-01-25 01:57:17 +01:00
|
|
|
base_sources = Split('''
|
2004-07-03 06:16:38 +02:00
|
|
|
base/circlebuf.cc
|
|
|
|
base/copyright.cc
|
|
|
|
base/cprintf.cc
|
2005-01-15 10:12:25 +01:00
|
|
|
base/embedfile.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
base/fast_alloc.cc
|
|
|
|
base/fifo_buffer.cc
|
|
|
|
base/hostinfo.cc
|
|
|
|
base/hybrid_pred.cc
|
|
|
|
base/inifile.cc
|
|
|
|
base/intmath.cc
|
2004-07-30 16:47:53 +02:00
|
|
|
base/match.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
base/misc.cc
|
2005-02-11 15:47:41 +01:00
|
|
|
base/output.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
base/pollevent.cc
|
|
|
|
base/range.cc
|
2004-12-13 18:55:13 +01:00
|
|
|
base/random.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
base/sat_counter.cc
|
|
|
|
base/socket.cc
|
|
|
|
base/statistics.cc
|
|
|
|
base/str.cc
|
|
|
|
base/time.cc
|
|
|
|
base/trace.cc
|
|
|
|
base/traceflags.cc
|
|
|
|
base/userinfo.cc
|
|
|
|
base/compression/lzss_compression.cc
|
|
|
|
base/loader/aout_object.cc
|
|
|
|
base/loader/ecoff_object.cc
|
|
|
|
base/loader/elf_object.cc
|
|
|
|
base/loader/object_file.cc
|
|
|
|
base/loader/symtab.cc
|
|
|
|
base/stats/events.cc
|
|
|
|
base/stats/statdb.cc
|
|
|
|
base/stats/visit.cc
|
|
|
|
base/stats/text.cc
|
|
|
|
|
2005-06-05 02:50:10 +02:00
|
|
|
cpu/base.cc
|
2004-08-20 20:54:07 +02:00
|
|
|
cpu/base_dyn_inst.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
cpu/exec_context.cc
|
|
|
|
cpu/exetrace.cc
|
|
|
|
cpu/pc_event.cc
|
|
|
|
cpu/static_inst.cc
|
2005-06-05 02:50:10 +02:00
|
|
|
cpu/o3/2bit_local_pred.cc
|
|
|
|
cpu/o3/alpha_dyn_inst.cc
|
|
|
|
cpu/o3/alpha_cpu.cc
|
|
|
|
cpu/o3/alpha_cpu_builder.cc
|
|
|
|
cpu/o3/bpred_unit.cc
|
|
|
|
cpu/o3/btb.cc
|
|
|
|
cpu/o3/commit.cc
|
|
|
|
cpu/o3/decode.cc
|
|
|
|
cpu/o3/fetch.cc
|
|
|
|
cpu/o3/free_list.cc
|
|
|
|
cpu/o3/cpu.cc
|
|
|
|
cpu/o3/iew.cc
|
|
|
|
cpu/o3/inst_queue.cc
|
|
|
|
cpu/o3/ldstq.cc
|
|
|
|
cpu/o3/mem_dep_unit.cc
|
|
|
|
cpu/o3/ras.cc
|
|
|
|
cpu/o3/rename.cc
|
|
|
|
cpu/o3/rename_map.cc
|
|
|
|
cpu/o3/rob.cc
|
|
|
|
cpu/o3/sat_counter.cc
|
|
|
|
cpu/o3/store_set.cc
|
|
|
|
cpu/o3/tournament_pred.cc
|
|
|
|
cpu/fast/cpu.cc
|
|
|
|
cpu/sampler/sampler.cc
|
|
|
|
cpu/simple/cpu.cc
|
2005-02-26 00:00:49 +01:00
|
|
|
cpu/trace/reader/mem_trace_reader.cc
|
|
|
|
cpu/trace/reader/ibm_reader.cc
|
|
|
|
cpu/trace/reader/itx_reader.cc
|
|
|
|
cpu/trace/reader/m5_reader.cc
|
2005-06-21 21:42:10 +02:00
|
|
|
cpu/trace/opt_cpu.cc
|
|
|
|
cpu/trace/trace_cpu.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
|
2005-06-05 02:50:10 +02:00
|
|
|
encumbered/cpu/full/bpred.cc
|
|
|
|
encumbered/cpu/full/commit.cc
|
|
|
|
encumbered/cpu/full/cpu.cc
|
|
|
|
encumbered/cpu/full/create_vector.cc
|
|
|
|
encumbered/cpu/full/cv_spec_state.cc
|
|
|
|
encumbered/cpu/full/dd_queue.cc
|
|
|
|
encumbered/cpu/full/dep_link.cc
|
|
|
|
encumbered/cpu/full/dispatch.cc
|
|
|
|
encumbered/cpu/full/dyn_inst.cc
|
|
|
|
encumbered/cpu/full/execute.cc
|
|
|
|
encumbered/cpu/full/fetch.cc
|
|
|
|
encumbered/cpu/full/floss_reasons.cc
|
|
|
|
encumbered/cpu/full/fu_pool.cc
|
|
|
|
encumbered/cpu/full/inst_fifo.cc
|
|
|
|
encumbered/cpu/full/instpipe.cc
|
|
|
|
encumbered/cpu/full/issue.cc
|
|
|
|
encumbered/cpu/full/ls_queue.cc
|
|
|
|
encumbered/cpu/full/machine_queue.cc
|
|
|
|
encumbered/cpu/full/pipetrace.cc
|
|
|
|
encumbered/cpu/full/readyq.cc
|
|
|
|
encumbered/cpu/full/reg_info.cc
|
|
|
|
encumbered/cpu/full/rob_station.cc
|
|
|
|
encumbered/cpu/full/spec_memory.cc
|
|
|
|
encumbered/cpu/full/spec_state.cc
|
|
|
|
encumbered/cpu/full/storebuffer.cc
|
|
|
|
encumbered/cpu/full/writeback.cc
|
|
|
|
encumbered/cpu/full/iq/iq_station.cc
|
|
|
|
encumbered/cpu/full/iq/iqueue.cc
|
|
|
|
encumbered/cpu/full/iq/segmented/chain_info.cc
|
|
|
|
encumbered/cpu/full/iq/segmented/chain_wire.cc
|
|
|
|
encumbered/cpu/full/iq/segmented/iq_seg.cc
|
|
|
|
encumbered/cpu/full/iq/segmented/iq_segmented.cc
|
|
|
|
encumbered/cpu/full/iq/segmented/seg_chain.cc
|
|
|
|
encumbered/cpu/full/iq/seznec/iq_seznec.cc
|
|
|
|
encumbered/cpu/full/iq/standard/iq_standard.cc
|
|
|
|
encumbered/mem/functional/main.cc
|
|
|
|
|
2004-07-03 06:16:38 +02:00
|
|
|
mem/base_hier.cc
|
|
|
|
mem/base_mem.cc
|
|
|
|
mem/hier_params.cc
|
|
|
|
mem/mem_cmd.cc
|
|
|
|
mem/mem_debug.cc
|
|
|
|
mem/mem_req.cc
|
|
|
|
mem/memory_interface.cc
|
|
|
|
mem/bus/base_interface.cc
|
|
|
|
mem/bus/bus.cc
|
|
|
|
mem/bus/bus_bridge.cc
|
|
|
|
mem/bus/bus_bridge_master.cc
|
|
|
|
mem/bus/bus_bridge_slave.cc
|
|
|
|
mem/bus/bus_interface.cc
|
|
|
|
mem/bus/dma_bus_interface.cc
|
|
|
|
mem/bus/dma_interface.cc
|
|
|
|
mem/bus/master_interface.cc
|
|
|
|
mem/bus/slave_interface.cc
|
|
|
|
mem/cache/base_cache.cc
|
|
|
|
mem/cache/cache.cc
|
|
|
|
mem/cache/cache_builder.cc
|
|
|
|
mem/cache/coherence/coherence_protocol.cc
|
|
|
|
mem/cache/coherence/uni_coherence.cc
|
|
|
|
mem/cache/miss/blocking_buffer.cc
|
|
|
|
mem/cache/miss/miss_queue.cc
|
|
|
|
mem/cache/miss/mshr.cc
|
|
|
|
mem/cache/miss/mshr_queue.cc
|
2005-04-02 02:26:44 +02:00
|
|
|
mem/cache/prefetch/base_prefetcher.cc
|
|
|
|
mem/cache/prefetch/prefetcher.cc
|
|
|
|
mem/cache/prefetch/tagged_prefetcher.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
mem/cache/tags/base_tags.cc
|
2005-10-27 05:19:21 +02:00
|
|
|
mem/cache/tags/cache_tags.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
mem/cache/tags/fa_lru.cc
|
|
|
|
mem/cache/tags/iic.cc
|
|
|
|
mem/cache/tags/lru.cc
|
|
|
|
mem/cache/tags/repl/gen.cc
|
|
|
|
mem/cache/tags/repl/repl.cc
|
2005-10-27 05:19:21 +02:00
|
|
|
mem/cache/tags/split.cc
|
|
|
|
mem/cache/tags/split_lru.cc
|
|
|
|
mem/cache/tags/split_lifo.cc
|
2005-06-05 02:50:10 +02:00
|
|
|
mem/functional/functional.cc
|
|
|
|
mem/timing/base_memory.cc
|
|
|
|
mem/timing/memory_builder.cc
|
|
|
|
mem/timing/simple_mem_bank.cc
|
2004-09-02 17:27:38 +02:00
|
|
|
mem/trace/itx_writer.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
mem/trace/mem_trace_writer.cc
|
|
|
|
mem/trace/m5_writer.cc
|
|
|
|
|
2005-03-12 00:28:38 +01:00
|
|
|
python/pyconfig.cc
|
|
|
|
python/embedded_py.cc
|
|
|
|
|
2004-07-03 06:16:38 +02:00
|
|
|
sim/builder.cc
|
|
|
|
sim/configfile.cc
|
|
|
|
sim/debug.cc
|
|
|
|
sim/eventq.cc
|
Changed the fault enum into a class, and fixed everything up to work with it. Next, the faults need to be pulled out of all the other code so that they are only used to communicate between the CPU and the ISA.
SConscript:
The new faults.cc file in sim allocates the system wide faults. When these faults are generated through a function interface in the ISA, this file may go away.
arch/alpha/alpha_memory.cc:
Changed Fault to Fault * and took the underscores out of fault names.
arch/alpha/alpha_memory.hh:
Changed Fault to Fault *. Also, added an include for the alpha faults.
arch/alpha/ev5.cc:
Changed the fault_addr array into a fault_addr function. Once all of the faults can be expected to have the same type, fault_addr can go away completely and the info it provided will come from the fault itself. Also, Fault was changed to Fault *, and underscores were taken out of fault names.
arch/alpha/isa/decoder.isa:
Changed Fault to Fault * and took the underscores out fault names.
arch/alpha/isa/fp.isa:
Changed Fault to Fault *, and took the underscores out of fault names.
arch/alpha/isa/main.isa:
Changed Fault to Fault *, removed underscores from fault names, and made an include of the alpha faults show up in all the generated files.
arch/alpha/isa/mem.isa:
Changed Fault to Fault * and removed underscores from fault names.
arch/alpha/isa/unimp.isa:
arch/alpha/isa/unknown.isa:
cpu/exec_context.hh:
cpu/ozone/cpu.hh:
cpu/simple/cpu.cc:
dev/alpha_console.cc:
dev/ide_ctrl.cc:
dev/isa_fake.cc:
dev/pciconfigall.cc:
dev/pcidev.cc:
dev/pcidev.hh:
dev/tsunami_cchip.cc:
dev/tsunami_io.cc:
dev/tsunami_pchip.cc:
Changed Fault to Fault *, and removed underscores from fault names.
arch/alpha/isa_traits.hh:
Changed the include of arch/alpha/faults.hh to sim/faults.hh, since the alpha faults weren't needed.
cpu/base_dyn_inst.cc:
Changed Fault to Fault *, and removed underscores from fault names. This file probably shouldn't use the Unimplemented Opcode fault.
cpu/base_dyn_inst.hh:
Changed Fault to Fault * and took the underscores out of the fault names.
cpu/exec_context.cc:
cpu/o3/alpha_dyn_inst.hh:
cpu/o3/alpha_dyn_inst_impl.hh:
cpu/o3/fetch.hh:
dev/alpha_console.hh:
dev/baddev.hh:
dev/ide_ctrl.hh:
dev/isa_fake.hh:
dev/ns_gige.hh:
dev/pciconfigall.hh:
dev/sinic.hh:
dev/tsunami_cchip.hh:
dev/tsunami_io.hh:
dev/tsunami_pchip.hh:
dev/uart.hh:
dev/uart8250.hh:
Changed Fault to Fault *.
cpu/o3/alpha_cpu.hh:
Changed Fault to Fault *, removed underscores from fault names.
cpu/o3/alpha_cpu_impl.hh:
Changed Fault to Fault *, removed underscores from fault names, and changed the fault_addr array to the fault_addr function. Once all faults are from the ISA, this function will probably go away.
cpu/o3/commit_impl.hh:
cpu/o3/fetch_impl.hh:
dev/baddev.cc:
Changed Fault to Fault *, and removed underscores from the fault names.
cpu/o3/regfile.hh:
Added an include for the alpha specific faults which will hopefully go away once the ipr stuff is moved, changed Fault to Fault *, and removed the underscores from fault names.
cpu/simple/cpu.hh:
Changed Fault to Fault *
dev/ns_gige.cc:
Changed Fault to Fault *, and removdd underscores from fault names.
dev/sinic.cc:
Changed Fault to Fault *, and removed the underscores from fault names.
dev/uart8250.cc:
Chanted Fault to Fault *, and removed underscores from fault names.
kern/kernel_stats.cc:
Removed underscores from fault names, and from NumFaults.
kern/kernel_stats.hh:
Changed the predeclaration of Fault from an enum to a class, and changd the "fault" function to work with the classes instead of the enum. Once there are no system wide faults anymore, this code will simplify back to something like it was originally.
sim/faults.cc:
This allocates the system wide faults.
sim/faults.hh:
This declares the system wide faults.
sim/syscall_emul.cc:
sim/syscall_emul.hh:
Removed the underscores from fault names.
--HG--
rename : arch/alpha/faults.cc => sim/faults.cc
rename : arch/alpha/faults.hh => sim/faults.hh
extra : convert_revision : 253d39258237333ae8ec4d8047367cb3ea68569d
2006-02-16 07:22:51 +01:00
|
|
|
sim/faults.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
sim/main.cc
|
|
|
|
sim/param.cc
|
|
|
|
sim/profile.cc
|
2005-06-02 03:59:27 +02:00
|
|
|
sim/root.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
sim/serialize.cc
|
|
|
|
sim/sim_events.cc
|
|
|
|
sim/sim_exit.cc
|
|
|
|
sim/sim_object.cc
|
2004-11-03 17:47:55 +01:00
|
|
|
sim/startup.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
sim/stat_context.cc
|
|
|
|
sim/stat_control.cc
|
|
|
|
sim/trace_context.cc
|
|
|
|
''')
|
2006-01-25 01:57:17 +01:00
|
|
|
# These are now included by the architecture specific SConscript
|
|
|
|
# arch/alpha/decoder.cc
|
|
|
|
# arch/alpha/alpha_o3_exec.cc
|
|
|
|
# arch/alpha/fast_cpu_exec.cc
|
|
|
|
# arch/alpha/simple_cpu_exec.cc
|
|
|
|
# arch/alpha/full_cpu_exec.cc
|
|
|
|
# arch/alpha/faults.cc
|
|
|
|
# arch/alpha/isa_traits.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
|
|
|
|
# MySql sources
|
|
|
|
mysql_sources = Split('''
|
|
|
|
base/mysql.cc
|
|
|
|
base/stats/mysql.cc
|
|
|
|
''')
|
|
|
|
|
|
|
|
# Full-system sources
|
|
|
|
full_system_sources = Split('''
|
2004-09-20 16:43:53 +02:00
|
|
|
base/crc.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
base/inet.cc
|
|
|
|
base/remote_gdb.cc
|
|
|
|
|
|
|
|
cpu/intr_control.cc
|
2005-10-19 01:07:42 +02:00
|
|
|
cpu/profile.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
|
|
|
|
dev/alpha_console.cc
|
|
|
|
dev/baddev.cc
|
|
|
|
dev/simconsole.cc
|
|
|
|
dev/disk_image.cc
|
2004-07-08 15:05:26 +02:00
|
|
|
dev/etherbus.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
dev/etherdump.cc
|
|
|
|
dev/etherint.cc
|
|
|
|
dev/etherlink.cc
|
|
|
|
dev/etherpkt.cc
|
|
|
|
dev/ethertap.cc
|
|
|
|
dev/ide_ctrl.cc
|
|
|
|
dev/ide_disk.cc
|
|
|
|
dev/io_device.cc
|
|
|
|
dev/ns_gige.cc
|
|
|
|
dev/pciconfigall.cc
|
|
|
|
dev/pcidev.cc
|
2005-07-26 18:28:33 +02:00
|
|
|
dev/pcifake.cc
|
2004-11-13 22:52:08 +01:00
|
|
|
dev/pktfifo.cc
|
2005-07-26 18:28:33 +02:00
|
|
|
dev/platform.cc
|
2004-11-13 23:10:48 +01:00
|
|
|
dev/sinic.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
dev/simple_disk.cc
|
|
|
|
dev/tsunami.cc
|
|
|
|
dev/tsunami_cchip.cc
|
2005-08-15 22:59:58 +02:00
|
|
|
dev/isa_fake.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
dev/tsunami_io.cc
|
|
|
|
dev/tsunami_pchip.cc
|
|
|
|
dev/uart.cc
|
2005-06-05 07:22:21 +02:00
|
|
|
dev/uart8250.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
|
2004-08-20 17:35:31 +02:00
|
|
|
kern/kernel_binning.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
kern/kernel_stats.cc
|
|
|
|
kern/system_events.cc
|
2005-06-10 18:44:18 +02:00
|
|
|
kern/freebsd/freebsd_system.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
kern/linux/linux_syscalls.cc
|
|
|
|
kern/linux/linux_system.cc
|
2004-07-31 03:14:05 +02:00
|
|
|
kern/linux/printk.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
kern/tru64/dump_mbuf.cc
|
|
|
|
kern/tru64/printf.cc
|
|
|
|
kern/tru64/tru64_events.cc
|
|
|
|
kern/tru64/tru64_syscalls.cc
|
|
|
|
kern/tru64/tru64_system.cc
|
|
|
|
|
2005-06-05 02:50:10 +02:00
|
|
|
mem/functional/memory_control.cc
|
|
|
|
mem/functional/physical.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
|
|
|
|
sim/system.cc
|
2006-02-12 23:38:10 +01:00
|
|
|
sim/pseudo_inst.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
''')
|
|
|
|
|
2006-01-25 01:57:17 +01:00
|
|
|
# These are now included by the architecture specific SConscript
|
|
|
|
# arch/alpha/alpha_memory.cc
|
|
|
|
# arch/alpha/arguments.cc
|
|
|
|
# arch/alpha/ev5.cc
|
|
|
|
# arch/alpha/osfpal.cc
|
|
|
|
# arch/alpha/pseudo_inst.cc
|
|
|
|
# arch/alpha/stacktrace.cc
|
|
|
|
# arch/alpha/vtophys.cc
|
|
|
|
|
2005-06-05 07:24:17 +02:00
|
|
|
# turbolaser encumbered sources
|
|
|
|
turbolaser_sources = Split('''
|
|
|
|
encumbered/dev/dma.cc
|
|
|
|
encumbered/dev/etherdev.cc
|
|
|
|
encumbered/dev/scsi.cc
|
|
|
|
encumbered/dev/scsi_ctrl.cc
|
|
|
|
encumbered/dev/scsi_disk.cc
|
|
|
|
encumbered/dev/scsi_none.cc
|
|
|
|
encumbered/dev/tlaser_clock.cc
|
|
|
|
encumbered/dev/tlaser_ipi.cc
|
|
|
|
encumbered/dev/tlaser_mbox.cc
|
|
|
|
encumbered/dev/tlaser_mc146818.cc
|
|
|
|
encumbered/dev/tlaser_node.cc
|
|
|
|
encumbered/dev/tlaser_pcia.cc
|
|
|
|
encumbered/dev/tlaser_pcidev.cc
|
|
|
|
encumbered/dev/tlaser_serial.cc
|
|
|
|
encumbered/dev/turbolaser.cc
|
|
|
|
encumbered/dev/uart8530.cc
|
|
|
|
''')
|
|
|
|
|
2004-07-03 06:16:38 +02:00
|
|
|
# Syscall emulation (non-full-system) sources
|
|
|
|
syscall_emulation_sources = Split('''
|
|
|
|
cpu/memtest/memtest.cc
|
2005-06-05 08:26:19 +02:00
|
|
|
encumbered/eio/eio.cc
|
|
|
|
encumbered/eio/exolex.cc
|
|
|
|
encumbered/eio/libexo.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
sim/process.cc
|
|
|
|
sim/syscall_emul.cc
|
|
|
|
''')
|
|
|
|
|
2006-01-25 01:57:17 +01:00
|
|
|
# These are now included by the architecture specific SConscript
|
|
|
|
# arch/alpha/alpha_common_syscall_emul.cc
|
|
|
|
# arch/alpha/alpha_linux_process.cc
|
|
|
|
# arch/alpha/alpha_tru64_process.cc
|
|
|
|
|
2004-10-23 04:49:12 +02:00
|
|
|
targetarch_files = Split('''
|
|
|
|
alpha_linux_process.hh
|
|
|
|
alpha_memory.hh
|
|
|
|
alpha_tru64_process.hh
|
|
|
|
aout_machdep.h
|
|
|
|
arguments.hh
|
|
|
|
ecoff_machdep.h
|
|
|
|
ev5.hh
|
|
|
|
faults.hh
|
2005-10-19 01:07:42 +02:00
|
|
|
stacktrace.hh
|
2004-10-23 04:49:12 +02:00
|
|
|
vtophys.hh
|
|
|
|
''')
|
2006-02-12 23:38:10 +01:00
|
|
|
# pseudo_inst.hh
|
2006-02-12 18:40:58 +01:00
|
|
|
# isa_traits.hh
|
2006-02-08 07:03:55 +01:00
|
|
|
# osfpal.hh
|
|
|
|
# byte_swap.hh
|
|
|
|
# alpha_common_syscall_emul.hh
|
2006-02-12 18:40:58 +01:00
|
|
|
# vptr.hh
|
|
|
|
# isa_fullsys_traits.hh
|
2004-10-23 04:49:12 +02:00
|
|
|
|
2006-01-25 01:57:17 +01:00
|
|
|
# Set up bridging headers to the architecture specific versions
|
2004-10-23 04:49:12 +02:00
|
|
|
for f in targetarch_files:
|
2006-01-25 01:57:17 +01:00
|
|
|
env.Command('targetarch/' + f, 'arch/%s/%s' % (env['TARGET_ISA'], f),
|
|
|
|
'''echo '#include "arch/%s/%s"' > $TARGET''' % (env['TARGET_ISA'], f))
|
2004-10-23 04:49:12 +02:00
|
|
|
|
2006-01-25 01:57:17 +01:00
|
|
|
# Let the target architecture define what sources it needs
|
|
|
|
arch_source = SConscript('arch/%s/SConscript' % env['TARGET_ISA'],
|
|
|
|
build_dir = 'build/%s/' % env['BUILD_DIR'],
|
|
|
|
exports = 'env', duplicate = False)
|
2004-10-23 04:49:12 +02:00
|
|
|
|
2006-02-08 07:03:55 +01:00
|
|
|
# Add a flag defining what THE_ISA should be for all compilation
|
|
|
|
env.Append(CPPDEFINES=[('THE_ISA','%s_ISA' % env['TARGET_ISA'].upper())])
|
|
|
|
|
2004-07-03 06:16:38 +02:00
|
|
|
# Set up complete list of sources based on configuration.
|
2006-01-25 01:57:17 +01:00
|
|
|
sources = base_sources + arch_source
|
2004-07-03 06:16:38 +02:00
|
|
|
|
|
|
|
if env['FULL_SYSTEM']:
|
|
|
|
sources += full_system_sources
|
2005-06-05 07:24:17 +02:00
|
|
|
if env['ALPHA_TLASER']:
|
|
|
|
sources += turbolaser_sources
|
2004-07-03 06:16:38 +02:00
|
|
|
else:
|
|
|
|
sources += syscall_emulation_sources
|
|
|
|
|
2005-08-30 19:18:54 +02:00
|
|
|
if env['USE_MYSQL']:
|
2004-07-03 06:16:38 +02:00
|
|
|
sources += mysql_sources
|
2005-08-30 19:18:54 +02:00
|
|
|
|
|
|
|
for opt in env.ExportOptions:
|
|
|
|
env.ConfigFile(opt)
|
2004-09-16 21:11:38 +02:00
|
|
|
|
2006-01-31 19:52:23 +01:00
|
|
|
###################################################
|
|
|
|
#
|
|
|
|
# Add an SCons scanner for ISA files
|
|
|
|
#
|
|
|
|
###################################################
|
2006-02-01 19:13:05 +01:00
|
|
|
import SCons.Scanner
|
|
|
|
|
2006-01-31 19:52:23 +01:00
|
|
|
def ISAScan():
|
|
|
|
return SCons.Scanner.Classic("ISAScan",
|
|
|
|
"$ISASUFFIXES",
|
|
|
|
"SRCDIR",
|
|
|
|
'^[ \t]*##[ \t]*include[ \t]*"([^>"]+)"')
|
|
|
|
|
2006-02-09 19:06:47 +01:00
|
|
|
def ISAPath(env, dir, target=None, source=None, a=None):
|
2006-01-31 19:52:23 +01:00
|
|
|
return (Dir(env['SRCDIR']), Dir('.'))
|
|
|
|
|
|
|
|
iscan = Scanner(function = ISAScan().scan, skeys = [".isa", ".ISA"],
|
|
|
|
path_function = ISAPath)
|
|
|
|
env.Append(SCANNERS = iscan)
|
|
|
|
|
|
|
|
|
2004-07-03 06:16:38 +02:00
|
|
|
###################################################
|
|
|
|
#
|
|
|
|
# Special build rules.
|
|
|
|
#
|
|
|
|
###################################################
|
|
|
|
|
|
|
|
# base/traceflags.{cc,hh} are generated from base/traceflags.py.
|
|
|
|
# $TARGET.base will expand to "<build-dir>/base/traceflags".
|
|
|
|
env.Command(Split('base/traceflags.hh base/traceflags.cc'),
|
|
|
|
'base/traceflags.py',
|
|
|
|
'python $SOURCE $TARGET.base')
|
|
|
|
|
|
|
|
# several files are generated from arch/$TARGET_ISA/isa_desc.
|
2006-01-25 01:57:17 +01:00
|
|
|
env.Command(Split('''
|
|
|
|
arch/%s/decoder.cc
|
|
|
|
arch/%s/decoder.hh
|
|
|
|
arch/%s/alpha_o3_exec.cc
|
|
|
|
arch/%s/fast_cpu_exec.cc
|
|
|
|
arch/%s/simple_cpu_exec.cc
|
|
|
|
arch/%s/full_cpu_exec.cc''' %
|
|
|
|
(env['TARGET_ISA'],
|
|
|
|
env['TARGET_ISA'],
|
|
|
|
env['TARGET_ISA'],
|
|
|
|
env['TARGET_ISA'],
|
|
|
|
env['TARGET_ISA'],
|
|
|
|
env['TARGET_ISA'])),
|
|
|
|
Split('''
|
2006-02-08 07:03:55 +01:00
|
|
|
arch/%s/isa/main.isa
|
2006-01-25 01:57:17 +01:00
|
|
|
arch/isa_parser.py''' %
|
|
|
|
env['TARGET_ISA']),
|
|
|
|
'$SRCDIR/arch/isa_parser.py $SOURCE $TARGET.dir arch/%s' % env['TARGET_ISA'])
|
2004-07-03 06:16:38 +02:00
|
|
|
|
|
|
|
|
2004-08-04 07:46:03 +02:00
|
|
|
# libelf build is described in its own SConscript file.
|
2004-08-07 23:23:01 +02:00
|
|
|
# SConscript-local is the per-config build, which just copies some
|
|
|
|
# header files into a place where they can be found.
|
|
|
|
SConscript('libelf/SConscript-local', exports = 'env', duplicate=0)
|
2005-03-12 00:28:38 +01:00
|
|
|
SConscript('python/SConscript', exports = ['env'], duplicate=0)
|
2004-08-04 07:46:03 +02:00
|
|
|
|
2004-07-03 06:16:38 +02:00
|
|
|
# This function adds the specified sources to the given build
|
|
|
|
# environment, and returns a list of all the corresponding SCons
|
|
|
|
# Object nodes (including an extra one for date.cc). We explicitly
|
|
|
|
# add the Object nodes so we can set up special dependencies for
|
2004-10-23 04:49:12 +02:00
|
|
|
# date.cc.
|
2004-07-03 06:16:38 +02:00
|
|
|
def make_objs(sources, env):
|
|
|
|
objs = [env.Object(s) for s in sources]
|
|
|
|
# make date.cc depend on all other objects so it always gets
|
|
|
|
# recompiled whenever anything else does
|
|
|
|
date_obj = env.Object('base/date.cc')
|
|
|
|
env.Depends(date_obj, objs)
|
|
|
|
objs.append(date_obj)
|
|
|
|
return objs
|
|
|
|
|
|
|
|
###################################################
|
|
|
|
#
|
|
|
|
# Define binaries. Each different build type (debug, opt, etc.) gets
|
|
|
|
# a slightly different build environment.
|
|
|
|
#
|
|
|
|
###################################################
|
|
|
|
|
|
|
|
# Include file paths are rooted in this directory. SCons will
|
|
|
|
# automatically expand '.' to refer to both the source directory and
|
|
|
|
# the corresponding build directory to pick up generated include
|
|
|
|
# files.
|
|
|
|
env.Append(CPPPATH='.')
|
|
|
|
|
|
|
|
# Debug binary
|
2005-09-05 22:31:27 +02:00
|
|
|
debugEnv = env.Copy(OBJSUFFIX='.do')
|
|
|
|
debugEnv.Label = 'debug'
|
|
|
|
debugEnv.Append(CCFLAGS=Split('-g -gstabs+ -O0'))
|
|
|
|
debugEnv.Append(CPPDEFINES='DEBUG')
|
|
|
|
tlist = debugEnv.Program(target = 'm5.debug',
|
|
|
|
source = make_objs(sources, debugEnv))
|
|
|
|
debugEnv.M5Binary = tlist[0]
|
2004-07-03 06:16:38 +02:00
|
|
|
|
|
|
|
# Optimized binary
|
2005-09-05 22:31:27 +02:00
|
|
|
optEnv = env.Copy()
|
|
|
|
optEnv.Label = 'opt'
|
|
|
|
optEnv.Append(CCFLAGS=Split('-g -O5'))
|
|
|
|
tlist = optEnv.Program(target = 'm5.opt',
|
|
|
|
source = make_objs(sources, optEnv))
|
|
|
|
optEnv.M5Binary = tlist[0]
|
2004-07-03 06:16:38 +02:00
|
|
|
|
|
|
|
# "Fast" binary
|
2005-09-05 22:31:27 +02:00
|
|
|
fastEnv = env.Copy(OBJSUFFIX='.fo')
|
|
|
|
fastEnv.Label = 'fast'
|
|
|
|
fastEnv.Append(CCFLAGS=Split('-O5'))
|
|
|
|
fastEnv.Append(CPPDEFINES='NDEBUG')
|
|
|
|
fastEnv.Program(target = 'm5.fast.unstripped',
|
|
|
|
source = make_objs(sources, fastEnv))
|
|
|
|
tlist = fastEnv.Command(target = 'm5.fast',
|
|
|
|
source = 'm5.fast.unstripped',
|
|
|
|
action = 'strip $SOURCE -o $TARGET')
|
|
|
|
fastEnv.M5Binary = tlist[0]
|
2004-07-03 06:16:38 +02:00
|
|
|
|
|
|
|
# Profiled binary
|
2005-09-05 22:31:27 +02:00
|
|
|
profEnv = env.Copy(OBJSUFFIX='.po')
|
|
|
|
profEnv.Label = 'prof'
|
|
|
|
profEnv.Append(CCFLAGS=Split('-O5 -g -pg'), LINKFLAGS='-pg')
|
|
|
|
tlist = profEnv.Program(target = 'm5.prof',
|
|
|
|
source = make_objs(sources, profEnv))
|
|
|
|
profEnv.M5Binary = tlist[0]
|
|
|
|
|
|
|
|
envList = [debugEnv, optEnv, fastEnv, profEnv]
|
|
|
|
|
|
|
|
Return('envList')
|