gem5/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt

---------- Begin Simulation Statistics ----------
host_inst_rate                                2079010                       # Simulator instruction rate (inst/s)
host_mem_usage                                 291764                       # Number of bytes of host memory used
host_seconds                                    28.58                       # Real time elapsed on the host
host_tick_rate                            69000495741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    59420593                       # Number of instructions simulated
sim_seconds                                  1.972135                       # Number of seconds simulated
sim_ticks                                1972135461000                       # Number of ticks simulated
system.cpu0.dcache.LoadLockedReq_accesses       192630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_avg_miss_latency 14259.465279                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency 11259.465279                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits          175911                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_miss_latency    238404000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_rate     0.086793                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_misses         16719                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency    188247000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate     0.086793                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_misses        16719                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.ReadReq_accesses           8488393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_avg_miss_latency 25694.266311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency 22694.226839                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_hits               7449690                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_miss_latency   26688711500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_rate         0.122367                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_misses             1038703                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_mshr_miss_latency  23572561500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate     0.122367                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_misses        1038703                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency    883604000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.StoreCondReq_accesses       191666                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_avg_miss_latency 55344.484086                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency 52344.484086                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits           163357                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_miss_latency   1566747000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_rate     0.147700                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_misses          28309                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency   1481820000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate     0.147700                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_misses        28309                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.WriteReq_accesses          5847430                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_avg_miss_latency 55891.373878                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency 52891.373878                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits              5468175                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_miss_latency  21197083000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_rate        0.064858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_misses             379255                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_mshr_miss_latency  20059318000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate     0.064858                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_misses        379255                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency   1240870000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_refs                  9.990826                       # Average number of references to valid blocks.
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.demand_accesses           14335823                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_avg_miss_latency 33770.954076                       # average overall miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency 30770.925161                       # average overall mshr miss latency
system.cpu0.dcache.demand_hits               12917865                       # number of demand (read+write) hits
system.cpu0.dcache.demand_miss_latency    47885794500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_rate          0.098910                       # miss rate for demand accesses
system.cpu0.dcache.demand_misses              1417958                       # number of demand (read+write) misses
system.cpu0.dcache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_miss_latency  43631879500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate     0.098910                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_misses         1417958                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.overall_accesses          14335823                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_avg_miss_latency 33770.954076                       # average overall miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency 30770.925161                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_hits              12917865                       # number of overall hits
system.cpu0.dcache.overall_miss_latency   47885794500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_rate         0.098910                       # miss rate for overall accesses
system.cpu0.dcache.overall_misses             1417958                       # number of overall misses
system.cpu0.dcache.overall_mshr_hits                0                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_miss_latency  43631879500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_rate     0.098910                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_misses        1417958                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_latency   2124474000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.replacements               1338610                       # number of replacements
system.cpu0.dcache.sampled_refs               1339122                       # Sample count of references to valid blocks.
system.cpu0.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu0.dcache.tagsinuse               503.609177                       # Cycle average of tags in use
system.cpu0.dcache.total_refs                13378935                       # Total number of references to valid blocks.
system.cpu0.dcache.warmup_cycle              84055000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.writebacks                  403520                       # number of writebacks
system.cpu0.dtb.data_accesses                  719860                       # DTB accesses
system.cpu0.dtb.data_acv                          289                       # DTB access violations
system.cpu0.dtb.data_hits                    14704826                       # DTB hits
system.cpu0.dtb.data_misses                      8485                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                  524201                       # DTB read accesses
system.cpu0.dtb.read_acv                          174                       # DTB read access violations
system.cpu0.dtb.read_hits                     8664724                       # DTB read hits
system.cpu0.dtb.read_misses                      7687                       # DTB read misses
system.cpu0.dtb.write_accesses                 195659                       # DTB write accesses
system.cpu0.dtb.write_acv                         115                       # DTB write access violations
system.cpu0.dtb.write_hits                    6040102                       # DTB write hits
system.cpu0.dtb.write_misses                      798                       # DTB write misses
system.cpu0.icache.ReadReq_accesses          54164416                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_avg_miss_latency 14681.637172                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency 11680.885800                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_hits              53248092                       # number of ReadReq hits
system.cpu0.icache.ReadReq_miss_latency   13453136500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_rate         0.016917                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_misses              916324                       # number of ReadReq misses
system.cpu0.icache.ReadReq_mshr_miss_latency  10703476000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate     0.016917                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_misses         916324                       # number of ReadReq MSHR misses
system.cpu0.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu0.icache.avg_refs                 58.118732                       # Average number of references to valid blocks.
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.demand_accesses           54164416                       # number of demand (read+write) accesses
system.cpu0.icache.demand_avg_miss_latency 14681.637172                       # average overall miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency 11680.885800                       # average overall mshr miss latency
system.cpu0.icache.demand_hits               53248092                       # number of demand (read+write) hits
system.cpu0.icache.demand_miss_latency    13453136500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_rate          0.016917                       # miss rate for demand accesses
system.cpu0.icache.demand_misses               916324                       # number of demand (read+write) misses
system.cpu0.icache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_miss_latency  10703476000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate     0.016917                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_misses          916324                       # number of demand (read+write) MSHR misses
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.overall_accesses          54164416                       # number of overall (read+write) accesses
system.cpu0.icache.overall_avg_miss_latency 14681.637172                       # average overall miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency 11680.885800                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu0.icache.overall_hits              53248092                       # number of overall hits
system.cpu0.icache.overall_miss_latency   13453136500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_rate         0.016917                       # miss rate for overall accesses
system.cpu0.icache.overall_misses              916324                       # number of overall misses
system.cpu0.icache.overall_mshr_hits                0                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_miss_latency  10703476000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_rate     0.016917                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_misses         916324                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu0.icache.replacements                915684                       # number of replacements
system.cpu0.icache.sampled_refs                916195                       # Sample count of references to valid blocks.
system.cpu0.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu0.icache.tagsinuse               508.642782                       # Cycle average of tags in use
system.cpu0.icache.total_refs                53248092                       # Total number of references to valid blocks.
system.cpu0.icache.warmup_cycle           39455749000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.writebacks                       0                       # number of writebacks
system.cpu0.idle_fraction                    0.933160                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                3953747                       # ITB accesses
system.cpu0.itb.fetch_acv                         143                       # ITB acv
system.cpu0.itb.fetch_hits                    3949906                       # ITB hits
system.cpu0.itb.fetch_misses                     3841                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::cserve                    1      0.00%            # number of callpals executed
system.cpu0.kern.callpal::wripir                   91      0.05%            # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%            # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%            # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%            # number of callpals executed
system.cpu0.kern.callpal::swpctx                 3868      2.06%            # number of callpals executed
system.cpu0.kern.callpal::tbi                      44      0.02%            # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.00%            # number of callpals executed
system.cpu0.kern.callpal::swpipl               172068     91.52%            # number of callpals executed
system.cpu0.kern.callpal::rdps                   6698      3.56%            # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%            # number of callpals executed
system.cpu0.kern.callpal::wrusp                     4      0.00%            # number of callpals executed
system.cpu0.kern.callpal::rdusp                     7      0.00%            # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%            # number of callpals executed
system.cpu0.kern.callpal::rti                    4713      2.51%            # number of callpals executed
system.cpu0.kern.callpal::callsys                 356      0.19%            # number of callpals executed
system.cpu0.kern.callpal::imb                     149      0.08%            # number of callpals executed
system.cpu0.kern.callpal::total                188012                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                    202896                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                    6369                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                   72641     40.60%            # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    131      0.07%            # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1987      1.11%            # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      6      0.00%            # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 104141     58.21%            # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              178906                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    71272     49.27%            # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     131      0.09%            # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1987      1.37%            # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       6      0.00%            # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   71266     49.26%            # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               144662                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1908230091000     96.76%            # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               96186500      0.00%            # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              576952000      0.03%            # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                5442500      0.00%            # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            63226031000      3.21%            # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1972134703000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.981154                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.684322                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel               1231                      
system.cpu0.kern.mode_good::user                 1232                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel             7237                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1232                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.170098                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle      no_value                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1968330503000     99.81%            # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          3804198000      0.19%            # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%            # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    3869                       # number of times the context was actually changed
system.cpu0.kern.syscall::2                         6      2.68%            # number of syscalls executed
system.cpu0.kern.syscall::3                        19      8.48%            # number of syscalls executed
system.cpu0.kern.syscall::4                         3      1.34%            # number of syscalls executed
system.cpu0.kern.syscall::6                        30     13.39%            # number of syscalls executed
system.cpu0.kern.syscall::12                        1      0.45%            # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.45%            # number of syscalls executed
system.cpu0.kern.syscall::17                       10      4.46%            # number of syscalls executed
system.cpu0.kern.syscall::19                        6      2.68%            # number of syscalls executed
system.cpu0.kern.syscall::20                        4      1.79%            # number of syscalls executed
system.cpu0.kern.syscall::23                        2      0.89%            # number of syscalls executed
system.cpu0.kern.syscall::24                        4      1.79%            # number of syscalls executed
system.cpu0.kern.syscall::33                        8      3.57%            # number of syscalls executed
system.cpu0.kern.syscall::41                        2      0.89%            # number of syscalls executed
system.cpu0.kern.syscall::45                       39     17.41%            # number of syscalls executed
system.cpu0.kern.syscall::47                        4      1.79%            # number of syscalls executed
system.cpu0.kern.syscall::48                        7      3.12%            # number of syscalls executed
system.cpu0.kern.syscall::54                        9      4.02%            # number of syscalls executed
system.cpu0.kern.syscall::58                        1      0.45%            # number of syscalls executed
system.cpu0.kern.syscall::59                        5      2.23%            # number of syscalls executed
system.cpu0.kern.syscall::71                       32     14.29%            # number of syscalls executed
system.cpu0.kern.syscall::73                        3      1.34%            # number of syscalls executed
system.cpu0.kern.syscall::74                        9      4.02%            # number of syscalls executed
system.cpu0.kern.syscall::87                        1      0.45%            # number of syscalls executed
system.cpu0.kern.syscall::90                        2      0.89%            # number of syscalls executed
system.cpu0.kern.syscall::92                        7      3.12%            # number of syscalls executed
system.cpu0.kern.syscall::97                        2      0.89%            # number of syscalls executed
system.cpu0.kern.syscall::98                        2      0.89%            # number of syscalls executed
system.cpu0.kern.syscall::132                       2      0.89%            # number of syscalls executed
system.cpu0.kern.syscall::144                       1      0.45%            # number of syscalls executed
system.cpu0.kern.syscall::147                       2      0.89%            # number of syscalls executed
system.cpu0.kern.syscall::total                   224                       # number of syscalls executed
system.cpu0.not_idle_fraction                0.066840                       # Percentage of non-idle cycles
system.cpu0.numCycles                      3944270922                       # number of cpu cycles simulated
system.cpu0.num_insts                        54155641                       # Number of instructions executed
system.cpu0.num_refs                         14946215                       # Number of memory references
system.cpu1.dcache.LoadLockedReq_accesses        12334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_avg_miss_latency 13303.501946                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency 10303.501946                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits           11306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_miss_latency     13676000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_rate     0.083347                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_misses          1028                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency     10592000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate     0.083347                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_misses         1028                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.ReadReq_accesses           1020543                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_avg_miss_latency 15771.782317                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency 12771.684387                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_hits                984803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_miss_latency     563683500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_rate         0.035021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_misses               35740                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_mshr_miss_latency    456460000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate     0.035021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_misses          35740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency     12526000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.StoreCondReq_accesses        12270                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_avg_miss_latency 46841.453344                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency 43841.453344                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits             9848                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_miss_latency    113450000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_rate     0.197392                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_misses           2422                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency    106184000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate     0.197392                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_misses         2422                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.WriteReq_accesses           650008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_avg_miss_latency 54644.846691                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency 51644.846691                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits               623656                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_miss_latency   1440001000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_rate        0.040541                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_misses              26352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_mshr_miss_latency   1360945000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate     0.040541                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_misses         26352                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency    303019000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_refs                 30.141759                       # Average number of references to valid blocks.
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.demand_accesses            1670551                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_avg_miss_latency 32269.608001                       # average overall miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency 29269.551633                       # average overall mshr miss latency
system.cpu1.dcache.demand_hits                1608459                       # number of demand (read+write) hits
system.cpu1.dcache.demand_miss_latency     2003684500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_rate          0.037169                       # miss rate for demand accesses
system.cpu1.dcache.demand_misses                62092                       # number of demand (read+write) misses
system.cpu1.dcache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_miss_latency   1817405000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate     0.037169                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_misses           62092                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.overall_accesses           1670551                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_avg_miss_latency 32269.608001                       # average overall miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency 29269.551633                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_hits               1608459                       # number of overall hits
system.cpu1.dcache.overall_miss_latency    2003684500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_rate         0.037169                       # miss rate for overall accesses
system.cpu1.dcache.overall_misses               62092                       # number of overall misses
system.cpu1.dcache.overall_mshr_hits                0                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_miss_latency   1817405000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_rate     0.037169                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_misses          62092                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_latency    315545000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.replacements                 53724                       # number of replacements
system.cpu1.dcache.sampled_refs                 54120                       # Sample count of references to valid blocks.
system.cpu1.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu1.dcache.tagsinuse               388.878897                       # Cycle average of tags in use
system.cpu1.dcache.total_refs                 1631272                       # Total number of references to valid blocks.
system.cpu1.dcache.warmup_cycle          1954643578000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.writebacks                   26831                       # number of writebacks
system.cpu1.dtb.data_accesses                  302878                       # DTB accesses
system.cpu1.dtb.data_acv                           84                       # DTB access violations
system.cpu1.dtb.data_hits                     1693851                       # DTB hits
system.cpu1.dtb.data_misses                      3106                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                  205838                       # DTB read accesses
system.cpu1.dtb.read_acv                           36                       # DTB read access violations
system.cpu1.dtb.read_hits                     1029710                       # DTB read hits
system.cpu1.dtb.read_misses                      2750                       # DTB read misses
system.cpu1.dtb.write_accesses                  97040                       # DTB write accesses
system.cpu1.dtb.write_acv                          48                       # DTB write access violations
system.cpu1.dtb.write_hits                     664141                       # DTB write hits
system.cpu1.dtb.write_misses                      356                       # DTB write misses
system.cpu1.icache.ReadReq_accesses           5268142                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_avg_miss_latency 14617.211446                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency 11616.771124                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_hits               5180706                       # number of ReadReq hits
system.cpu1.icache.ReadReq_miss_latency    1278070500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_rate         0.016597                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_misses               87436                       # number of ReadReq misses
system.cpu1.icache.ReadReq_mshr_miss_latency   1015724000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate     0.016597                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_misses          87436                       # number of ReadReq MSHR misses
system.cpu1.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu1.icache.avg_refs                 59.270387                       # Average number of references to valid blocks.
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.demand_accesses            5268142                       # number of demand (read+write) accesses
system.cpu1.icache.demand_avg_miss_latency 14617.211446                       # average overall miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency 11616.771124                       # average overall mshr miss latency
system.cpu1.icache.demand_hits                5180706                       # number of demand (read+write) hits
system.cpu1.icache.demand_miss_latency     1278070500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_rate          0.016597                       # miss rate for demand accesses
system.cpu1.icache.demand_misses                87436                       # number of demand (read+write) misses
system.cpu1.icache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_miss_latency   1015724000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate     0.016597                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_misses           87436                       # number of demand (read+write) MSHR misses
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.overall_accesses           5268142                       # number of overall (read+write) accesses
system.cpu1.icache.overall_avg_miss_latency 14617.211446                       # average overall miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency 11616.771124                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu1.icache.overall_hits               5180706                       # number of overall hits
system.cpu1.icache.overall_miss_latency    1278070500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_rate         0.016597                       # miss rate for overall accesses
system.cpu1.icache.overall_misses               87436                       # number of overall misses
system.cpu1.icache.overall_mshr_hits                0                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_miss_latency   1015724000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_rate     0.016597                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_misses          87436                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu1.icache.replacements                 86896                       # number of replacements
system.cpu1.icache.sampled_refs                 87408                       # Sample count of references to valid blocks.
system.cpu1.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu1.icache.tagsinuse               419.405627                       # Cycle average of tags in use
system.cpu1.icache.total_refs                 5180706                       # Total number of references to valid blocks.
system.cpu1.icache.warmup_cycle          1967880295000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.writebacks                       0                       # number of writebacks
system.cpu1.idle_fraction                    0.994655                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                1397517                       # ITB accesses
system.cpu1.itb.fetch_acv                          41                       # ITB acv
system.cpu1.itb.fetch_hits                    1396271                       # ITB hits
system.cpu1.itb.fetch_misses                     1246                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::cserve                    1      0.00%            # number of callpals executed
system.cpu1.kern.callpal::wripir                    6      0.02%            # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%            # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%            # number of callpals executed
system.cpu1.kern.callpal::swpctx                  365      1.24%            # number of callpals executed
system.cpu1.kern.callpal::tbi                      10      0.03%            # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.02%            # number of callpals executed
system.cpu1.kern.callpal::swpipl                24144     81.84%            # number of callpals executed
system.cpu1.kern.callpal::rdps                   2172      7.36%            # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%            # number of callpals executed
system.cpu1.kern.callpal::wrusp                     3      0.01%            # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.01%            # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.01%            # number of callpals executed
system.cpu1.kern.callpal::rti                    2594      8.79%            # number of callpals executed
system.cpu1.kern.callpal::callsys                 161      0.55%            # number of callpals executed
system.cpu1.kern.callpal::imb                      31      0.11%            # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%            # number of callpals executed
system.cpu1.kern.callpal::total                 29503                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                     36053                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                    2351                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    9173     31.84%            # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1980      6.87%            # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     91      0.32%            # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  17566     60.97%            # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               28810                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     9165     45.13%            # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1980      9.75%            # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      91      0.45%            # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    9074     44.68%            # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                20310                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1927968787500     97.78%            # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              511194500      0.03%            # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               58584000      0.00%            # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            43145271000      2.19%            # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1971683837000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999128                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.516566                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                532                      
system.cpu1.kern.mode_good::user                  516                      
system.cpu1.kern.mode_good::idle                   16                      
system.cpu1.kern.mode_switch::kernel              880                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                516                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2081                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.604545                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.007689                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     1.612234                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        4596640000      0.23%            # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          1703543000      0.09%            # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1964670722000     99.68%            # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     366                       # number of times the context was actually changed
system.cpu1.kern.syscall::2                         2      1.96%            # number of syscalls executed
system.cpu1.kern.syscall::3                        11     10.78%            # number of syscalls executed
system.cpu1.kern.syscall::4                         1      0.98%            # number of syscalls executed
system.cpu1.kern.syscall::6                        12     11.76%            # number of syscalls executed
system.cpu1.kern.syscall::17                        5      4.90%            # number of syscalls executed
system.cpu1.kern.syscall::19                        4      3.92%            # number of syscalls executed
system.cpu1.kern.syscall::20                        2      1.96%            # number of syscalls executed
system.cpu1.kern.syscall::23                        2      1.96%            # number of syscalls executed
system.cpu1.kern.syscall::24                        2      1.96%            # number of syscalls executed
system.cpu1.kern.syscall::33                        3      2.94%            # number of syscalls executed
system.cpu1.kern.syscall::45                       15     14.71%            # number of syscalls executed
system.cpu1.kern.syscall::47                        2      1.96%            # number of syscalls executed
system.cpu1.kern.syscall::48                        3      2.94%            # number of syscalls executed
system.cpu1.kern.syscall::54                        1      0.98%            # number of syscalls executed
system.cpu1.kern.syscall::59                        2      1.96%            # number of syscalls executed
system.cpu1.kern.syscall::71                       22     21.57%            # number of syscalls executed
system.cpu1.kern.syscall::74                        7      6.86%            # number of syscalls executed
system.cpu1.kern.syscall::90                        1      0.98%            # number of syscalls executed
system.cpu1.kern.syscall::92                        2      1.96%            # number of syscalls executed
system.cpu1.kern.syscall::132                       2      1.96%            # number of syscalls executed
system.cpu1.kern.syscall::144                       1      0.98%            # number of syscalls executed
system.cpu1.kern.syscall::total                   102                       # number of syscalls executed
system.cpu1.not_idle_fraction                0.005345                       # Percentage of non-idle cycles
system.cpu1.numCycles                      3943367734                       # number of cpu cycles simulated
system.cpu1.num_insts                         5264952                       # Number of instructions executed
system.cpu1.num_refs                          1703740                       # Number of memory references
system.disk0.dma_read_bytes                      1024                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2651136                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 298                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        395                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses                   178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency  115196.617978                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 63196.617978                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency          20504998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate                    1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses                     178                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency     11248998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate               1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                178                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses                41552                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency 137902.310503                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 85898.702349                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       5730116806                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate                   1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses                  41552                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   3569262880                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate              1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             41552                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  6169.706090                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                10459                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      64528956                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses                  41730                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency   137805.458998                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 85801.866235                       # average overall mshr miss latency
system.iocache.demand_hits                          0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         5750621804                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate                     1                       # miss rate for demand accesses
system.iocache.demand_misses                    41730                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    3580511878                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate                1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               41730                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.overall_accesses                 41730                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency  137805.458998                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 85801.866235                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits                         0                       # number of overall hits
system.iocache.overall_miss_latency        5750621804                       # number of overall miss cycles
system.iocache.overall_miss_rate                    1                       # miss rate for overall accesses
system.iocache.overall_misses                   41730                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   3580511878                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate               1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              41730                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     41698                       # number of replacements
system.iocache.sampled_refs                     41714                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                     0.582075                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle              1762323389000                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       41520                       # number of writebacks
system.l2c.ReadExReq_accesses                  306814                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_avg_miss_latency    52002.656333                       # average ReadExReq miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency 40002.656333                       # average ReadExReq mshr miss latency
system.l2c.ReadExReq_miss_latency         15955143000                       # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_rate                      1                       # miss rate for ReadExReq accesses
system.l2c.ReadExReq_misses                    306814                       # number of ReadExReq misses
system.l2c.ReadExReq_mshr_miss_latency    12273375000                       # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_rate                 1                       # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_misses               306814                       # number of ReadExReq MSHR misses
system.l2c.ReadReq_accesses                   2090305                       # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_avg_miss_latency      52016.275832                       # average ReadReq miss latency
system.l2c.ReadReq_avg_mshr_miss_latency 40016.323583                       # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_hits                       1782886                       # number of ReadReq hits
system.l2c.ReadReq_miss_latency           15990791500                       # number of ReadReq miss cycles
system.l2c.ReadReq_miss_rate                 0.147069                       # miss rate for ReadReq accesses
system.l2c.ReadReq_misses                      307419                       # number of ReadReq misses
system.l2c.ReadReq_mshr_hits                       11                       # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_miss_latency      12301338000                       # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_rate            0.147064                       # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_misses                 307408                       # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_uncacheable_latency    802543000                       # number of ReadReq MSHR uncacheable cycles
system.l2c.UpgradeReq_accesses                 127238                       # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_avg_miss_latency   50741.170091                       # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency 40005.242145                       # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_miss_latency         6456205000                       # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_rate                     1                       # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_misses                   127238                       # number of UpgradeReq misses
system.l2c.UpgradeReq_mshr_miss_latency    5090187000                       # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_rate                1                       # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_misses              127238                       # number of UpgradeReq MSHR misses
system.l2c.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_mshr_uncacheable_latency   1394774000                       # number of WriteReq MSHR uncacheable cycles
system.l2c.Writeback_accesses                  430351                       # number of Writeback accesses(hits+misses)
system.l2c.Writeback_hits                      430351                       # number of Writeback hits
system.l2c.avg_blocked_cycles::no_mshrs      no_value                       # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2c.avg_refs                          4.554189                       # Average number of references to valid blocks.
system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l2c.cache_copies                             0                       # number of cache copies performed
system.l2c.demand_accesses                    2397119                       # number of demand (read+write) accesses
system.l2c.demand_avg_miss_latency       52009.472790                       # average overall miss latency
system.l2c.demand_avg_mshr_miss_latency  40009.496566                       # average overall mshr miss latency
system.l2c.demand_hits                        1782886                       # number of demand (read+write) hits
system.l2c.demand_miss_latency            31945934500                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_rate                  0.256238                       # miss rate for demand accesses
system.l2c.demand_misses                       614233                       # number of demand (read+write) misses
system.l2c.demand_mshr_hits                        11                       # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_miss_latency       24574713000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_rate             0.256233                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_misses                  614222                       # number of demand (read+write) MSHR misses
system.l2c.fast_writes                              0                       # number of fast writes performed
system.l2c.mshr_cap_events                          0                       # number of times MSHR cap was activated
system.l2c.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l2c.overall_accesses                   2397119                       # number of overall (read+write) accesses
system.l2c.overall_avg_miss_latency      52009.472790                       # average overall miss latency
system.l2c.overall_avg_mshr_miss_latency 40009.496566                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2c.overall_hits                       1782886                       # number of overall hits
system.l2c.overall_miss_latency           31945934500                       # number of overall miss cycles
system.l2c.overall_miss_rate                 0.256238                       # miss rate for overall accesses
system.l2c.overall_misses                      614233                       # number of overall misses
system.l2c.overall_mshr_hits                       11                       # number of overall MSHR hits
system.l2c.overall_mshr_miss_latency      24574713000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_rate            0.256233                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_misses                 614222                       # number of overall MSHR misses
system.l2c.overall_mshr_uncacheable_latency   2197317000                       # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2c.replacements                        399005                       # number of replacements
system.l2c.sampled_refs                        430732                       # Sample count of references to valid blocks.
system.l2c.soft_prefetch_mshr_full                  0                       # number of mshr full events for SW prefetching instrutions
system.l2c.tagsinuse                     30859.505450                       # Cycle average of tags in use
system.l2c.total_refs                         1961635                       # Total number of references to valid blocks.
system.l2c.warmup_cycle                   10912833000                       # Cycle when the warmup percentage was hit.
system.l2c.writebacks                          123162                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------