2009-05-11 19:38:46 +02:00
|
|
|
|
|
|
|
---------- Begin Simulation Statistics ----------
|
2010-01-30 05:29:40 +01:00
|
|
|
sim_seconds 0.000293 # Number of seconds simulated
|
|
|
|
sim_ticks 292960 # Number of ticks simulated
|
2012-01-25 18:19:50 +01:00
|
|
|
final_tick 292960 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
2011-09-09 10:35:05 +02:00
|
|
|
sim_freq 1000000000 # Frequency of simulated ticks
|
2012-07-11 07:51:55 +02:00
|
|
|
host_inst_rate 39535 # Simulator instruction rate (inst/s)
|
|
|
|
host_op_rate 39530 # Simulator op (including micro ops) rate (op/s)
|
|
|
|
host_tick_rate 1987220 # Simulator tick rate (ticks/s)
|
|
|
|
host_mem_usage 236468 # Number of bytes of host memory used
|
|
|
|
host_seconds 0.15 # Real time elapsed on the host
|
2011-09-09 10:35:05 +02:00
|
|
|
sim_insts 5827 # Number of instructions simulated
|
2012-02-12 23:07:43 +01:00
|
|
|
sim_ops 5827 # Number of ops (including micro ops) simulated
|
2012-06-05 07:23:16 +02:00
|
|
|
system.physmem.bytes_read::cpu.inst 23312 # Number of bytes read from this memory
|
|
|
|
system.physmem.bytes_read::cpu.data 4375 # Number of bytes read from this memory
|
|
|
|
system.physmem.bytes_read::total 27687 # Number of bytes read from this memory
|
|
|
|
system.physmem.bytes_inst_read::cpu.inst 23312 # Number of instructions bytes read from this memory
|
|
|
|
system.physmem.bytes_inst_read::total 23312 # Number of instructions bytes read from this memory
|
|
|
|
system.physmem.bytes_written::cpu.data 3658 # Number of bytes written to this memory
|
|
|
|
system.physmem.bytes_written::total 3658 # Number of bytes written to this memory
|
|
|
|
system.physmem.num_reads::cpu.inst 5828 # Number of read requests responded to by this memory
|
|
|
|
system.physmem.num_reads::cpu.data 1164 # Number of read requests responded to by this memory
|
|
|
|
system.physmem.num_reads::total 6992 # Number of read requests responded to by this memory
|
|
|
|
system.physmem.num_writes::cpu.data 925 # Number of write requests responded to by this memory
|
|
|
|
system.physmem.num_writes::total 925 # Number of write requests responded to by this memory
|
|
|
|
system.physmem.bw_read::cpu.inst 79574003 # Total read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_read::cpu.data 14933779 # Total read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_read::total 94507783 # Total read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_inst_read::cpu.inst 79574003 # Instruction read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_inst_read::total 79574003 # Instruction read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_write::cpu.data 12486346 # Write bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_write::total 12486346 # Write bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_total::cpu.inst 79574003 # Total bandwidth to/from this memory (bytes/s)
|
|
|
|
system.physmem.bw_total::cpu.data 27420126 # Total bandwidth to/from this memory (bytes/s)
|
|
|
|
system.physmem.bw_total::total 106994129 # Total bandwidth to/from this memory (bytes/s)
|
2012-07-11 07:51:55 +02:00
|
|
|
system.l1_cntrl0.cacheMemory.num_data_array_reads 0 # number of data array reads
|
|
|
|
system.l1_cntrl0.cacheMemory.num_data_array_writes 0 # number of data array writes
|
|
|
|
system.l1_cntrl0.cacheMemory.num_tag_array_reads 0 # number of tag array reads
|
|
|
|
system.l1_cntrl0.cacheMemory.num_tag_array_writes 0 # number of tag array writes
|
|
|
|
system.l1_cntrl0.cacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
|
|
|
|
system.l1_cntrl0.cacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
|
2009-05-11 19:38:46 +02:00
|
|
|
system.cpu.dtb.read_hits 0 # DTB read hits
|
|
|
|
system.cpu.dtb.read_misses 0 # DTB read misses
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.dtb.read_accesses 0 # DTB read accesses
|
2009-05-11 19:38:46 +02:00
|
|
|
system.cpu.dtb.write_hits 0 # DTB write hits
|
|
|
|
system.cpu.dtb.write_misses 0 # DTB write misses
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.dtb.write_accesses 0 # DTB write accesses
|
|
|
|
system.cpu.dtb.hits 0 # DTB hits
|
|
|
|
system.cpu.dtb.misses 0 # DTB misses
|
|
|
|
system.cpu.dtb.accesses 0 # DTB accesses
|
2009-05-11 19:38:46 +02:00
|
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
2009-05-11 19:38:46 +02:00
|
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
|
|
system.cpu.itb.hits 0 # DTB hits
|
|
|
|
system.cpu.itb.misses 0 # DTB misses
|
|
|
|
system.cpu.itb.accesses 0 # DTB accesses
|
|
|
|
system.cpu.workload.num_syscalls 8 # Number of system calls
|
2010-01-30 05:29:40 +01:00
|
|
|
system.cpu.numCycles 292960 # number of cpu cycles simulated
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
2012-02-12 23:07:43 +01:00
|
|
|
system.cpu.committedInsts 5827 # Number of instructions committed
|
|
|
|
system.cpu.committedOps 5827 # Number of ops (including micro ops) committed
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.num_int_alu_accesses 5126 # Number of integer alu accesses
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses
|
|
|
|
system.cpu.num_func_calls 194 # number of times a function call or return occured
|
|
|
|
system.cpu.num_conditional_control_insts 677 # number of instructions that are conditional controls
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.num_int_insts 5126 # number of integer instructions
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.num_fp_insts 2 # number of float instructions
|
2011-09-17 18:34:03 +02:00
|
|
|
system.cpu.num_int_register_reads 7300 # number of times the integer registers were read
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.num_int_register_writes 3409 # number of times the integer registers were written
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.num_fp_register_reads 3 # number of times the floating registers were read
|
|
|
|
system.cpu.num_fp_register_writes 1 # number of times the floating registers were written
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.num_mem_refs 2090 # number of memory refs
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.num_load_insts 1164 # Number of load instructions
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.num_store_insts 926 # Number of store instructions
|
2011-09-09 10:35:05 +02:00
|
|
|
system.cpu.num_idle_cycles 0 # Number of idle cycles
|
|
|
|
system.cpu.num_busy_cycles 292960 # Number of busy cycles
|
|
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
2009-05-11 19:38:46 +02:00
|
|
|
|
|
|
|
---------- End Simulation Statistics ----------
|