2009-05-11 19:38:46 +02:00
|
|
|
# Copyright (c) 2006-2007 The Regents of The University of Michigan
|
2010-01-30 05:29:40 +01:00
|
|
|
# Copyright (c) 2010 Advanced Micro Devices, Inc.
|
2009-05-11 19:38:46 +02:00
|
|
|
# All rights reserved.
|
|
|
|
|
#
|
|
|
|
|
# Redistribution and use in source and binary forms, with or without
|
|
|
|
|
# modification, are permitted provided that the following conditions are
|
|
|
|
|
# met: redistributions of source code must retain the above copyright
|
|
|
|
|
# notice, this list of conditions and the following disclaimer;
|
|
|
|
|
# redistributions in binary form must reproduce the above copyright
|
|
|
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
|
|
|
# documentation and/or other materials provided with the distribution;
|
|
|
|
|
# neither the name of the copyright holders nor the names of its
|
|
|
|
|
# contributors may be used to endorse or promote products derived from
|
|
|
|
|
# this software without specific prior written permission.
|
|
|
|
|
#
|
|
|
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
#
|
|
|
|
|
# Authors: Ron Dreslinski
|
|
|
|
|
|
|
|
|
|
import m5
|
|
|
|
|
from m5.objects import *
|
2010-01-30 05:29:33 +01:00
|
|
|
from m5.defines import buildEnv
|
|
|
|
|
from m5.util import addToPath
|
|
|
|
|
import os, optparse, sys
|
2009-05-11 19:38:46 +02:00
|
|
|
|
2010-01-30 05:29:33 +01:00
|
|
|
# Get paths we might need
|
|
|
|
|
config_path = os.path.dirname(os.path.abspath(__file__))
|
|
|
|
|
config_root = os.path.dirname(config_path)
|
|
|
|
|
m5_root = os.path.dirname(config_root)
|
|
|
|
|
addToPath(config_root+'/configs/common')
|
|
|
|
|
addToPath(config_root+'/configs/ruby')
|
2012-07-11 07:51:55 +02:00
|
|
|
addToPath(config_root+'/configs/topologies')
|
2010-01-30 05:29:33 +01:00
|
|
|
|
|
|
|
|
import Ruby
|
2012-03-28 18:01:53 +02:00
|
|
|
import Options
|
2010-01-30 05:29:33 +01:00
|
|
|
|
|
|
|
|
parser = optparse.OptionParser()
|
2012-03-28 18:01:53 +02:00
|
|
|
Options.addCommonOptions(parser)
|
2010-01-30 05:29:33 +01:00
|
|
|
|
2010-08-21 02:44:26 +02:00
|
|
|
# Add the ruby specific and protocol specific options
|
|
|
|
|
Ruby.define_options(parser)
|
2010-01-30 05:29:33 +01:00
|
|
|
|
|
|
|
|
(options, args) = parser.parse_args()
|
2009-05-11 19:38:46 +02:00
|
|
|
|
2010-08-21 02:44:26 +02:00
|
|
|
#
|
|
|
|
|
# Set the default cache size and associativity to be very small to encourage
|
|
|
|
|
# races between requests and writebacks.
|
|
|
|
|
#
|
|
|
|
|
options.l1d_size="256B"
|
|
|
|
|
options.l1i_size="256B"
|
|
|
|
|
options.l2_size="512B"
|
|
|
|
|
options.l3_size="1kB"
|
|
|
|
|
options.l1d_assoc=2
|
|
|
|
|
options.l1i_assoc=2
|
|
|
|
|
options.l2_assoc=2
|
|
|
|
|
options.l3_assoc=2
|
2013-08-20 18:32:31 +02:00
|
|
|
options.ports=32
|
2010-08-21 02:44:26 +02:00
|
|
|
|
2009-05-11 19:38:46 +02:00
|
|
|
#MAX CORES IS 8 with the fals sharing method
|
|
|
|
|
nb_cores = 8
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
|
# ruby does not support atomic, functional, or uncacheable accesses
|
sim: Add the notion of clock domains to all ClockedObjects
This patch adds the notion of source- and derived-clock domains to the
ClockedObjects. As such, all clock information is moved to the clock
domain, and the ClockedObjects are grouped into domains.
The clock domains are either source domains, with a specific clock
period, or derived domains that have a parent domain and a divider
(potentially chained). For piece of logic that runs at a derived clock
(a ratio of the clock its parent is running at) the necessary derived
clock domain is created from its corresponding parent clock
domain. For now, the derived clock domain only supports a divider,
thus ensuring a lower speed compared to its parent. Multiplier
functionality implies a PLL logic that has not been modelled yet
(create a separate clock instead).
The clock domains should be used as a mechanism to provide a
controllable clock source that affects clock for every clocked object
lying beneath it. The clock of the domain can (in a future patch) be
controlled by a handler responsible for dynamic frequency scaling of
the respective clock domains.
All the config scripts have been retro-fitted with clock domains. For
the System a default SrcClockDomain is created. For CPUs that run at a
different speed than the system, there is a seperate clock domain
created. This domain incorporates the CPU and the associated
caches. As before, Ruby runs under its own clock domain.
The clock period of all domains are pre-computed, such that no virtual
functions or multiplications are needed when calling
clockPeriod. Instead, the clock period is pre-computed when any
changes occur. For this to be possible, each clock domain tracks its
children.
2013-06-27 11:49:49 +02:00
|
|
|
cpus = [ MemTest(atomic=False, percent_functional=50,
|
2011-07-01 02:49:26 +02:00
|
|
|
percent_uncacheable=0, suppress_func_warnings=True) \
|
2010-01-30 05:29:40 +01:00
|
|
|
for i in xrange(nb_cores) ]
|
2009-05-11 19:38:46 +02:00
|
|
|
|
2010-01-30 05:29:33 +01:00
|
|
|
# overwrite options.num_cpus with the nb_cores value
|
|
|
|
|
options.num_cpus = nb_cores
|
|
|
|
|
|
2009-05-11 19:38:46 +02:00
|
|
|
# system simulated
|
2010-01-30 05:29:33 +01:00
|
|
|
system = System(cpu = cpus,
|
2012-04-06 19:46:31 +02:00
|
|
|
funcmem = SimpleMemory(in_addr_map = False),
|
2013-03-07 04:53:57 +01:00
|
|
|
physmem = SimpleMemory(null = True),
|
2014-09-20 23:18:32 +02:00
|
|
|
funcbus = NoncoherentXBar())
|
2013-08-19 09:52:28 +02:00
|
|
|
# Dummy voltage domain for all our clock domains
|
|
|
|
|
system.voltage_domain = VoltageDomain()
|
|
|
|
|
system.clk_domain = SrcClockDomain(clock = '1GHz',
|
|
|
|
|
voltage_domain = system.voltage_domain)
|
sim: Add the notion of clock domains to all ClockedObjects
This patch adds the notion of source- and derived-clock domains to the
ClockedObjects. As such, all clock information is moved to the clock
domain, and the ClockedObjects are grouped into domains.
The clock domains are either source domains, with a specific clock
period, or derived domains that have a parent domain and a divider
(potentially chained). For piece of logic that runs at a derived clock
(a ratio of the clock its parent is running at) the necessary derived
clock domain is created from its corresponding parent clock
domain. For now, the derived clock domain only supports a divider,
thus ensuring a lower speed compared to its parent. Multiplier
functionality implies a PLL logic that has not been modelled yet
(create a separate clock instead).
The clock domains should be used as a mechanism to provide a
controllable clock source that affects clock for every clocked object
lying beneath it. The clock of the domain can (in a future patch) be
controlled by a handler responsible for dynamic frequency scaling of
the respective clock domains.
All the config scripts have been retro-fitted with clock domains. For
the System a default SrcClockDomain is created. For CPUs that run at a
different speed than the system, there is a seperate clock domain
created. This domain incorporates the CPU and the associated
caches. As before, Ruby runs under its own clock domain.
The clock period of all domains are pre-computed, such that no virtual
functions or multiplications are needed when calling
clockPeriod. Instead, the clock period is pre-computed when any
changes occur. For this to be possible, each clock domain tracks its
children.
2013-06-27 11:49:49 +02:00
|
|
|
|
|
|
|
|
# Create a seperate clock domain for components that should run at
|
|
|
|
|
# CPUs frequency
|
2013-08-19 09:52:28 +02:00
|
|
|
system.cpu_clk_domain = SrcClockDomain(clock = '2GHz',
|
|
|
|
|
voltage_domain = system.voltage_domain)
|
sim: Add the notion of clock domains to all ClockedObjects
This patch adds the notion of source- and derived-clock domains to the
ClockedObjects. As such, all clock information is moved to the clock
domain, and the ClockedObjects are grouped into domains.
The clock domains are either source domains, with a specific clock
period, or derived domains that have a parent domain and a divider
(potentially chained). For piece of logic that runs at a derived clock
(a ratio of the clock its parent is running at) the necessary derived
clock domain is created from its corresponding parent clock
domain. For now, the derived clock domain only supports a divider,
thus ensuring a lower speed compared to its parent. Multiplier
functionality implies a PLL logic that has not been modelled yet
(create a separate clock instead).
The clock domains should be used as a mechanism to provide a
controllable clock source that affects clock for every clocked object
lying beneath it. The clock of the domain can (in a future patch) be
controlled by a handler responsible for dynamic frequency scaling of
the respective clock domains.
All the config scripts have been retro-fitted with clock domains. For
the System a default SrcClockDomain is created. For CPUs that run at a
different speed than the system, there is a seperate clock domain
created. This domain incorporates the CPU and the associated
caches. As before, Ruby runs under its own clock domain.
The clock period of all domains are pre-computed, such that no virtual
functions or multiplications are needed when calling
clockPeriod. Instead, the clock period is pre-computed when any
changes occur. For this to be possible, each clock domain tracks its
children.
2013-06-27 11:49:49 +02:00
|
|
|
|
|
|
|
|
# All cpus are associated with cpu_clk_domain
|
|
|
|
|
for cpu in cpus:
|
|
|
|
|
cpu.clk_domain = system.cpu_clk_domain
|
2010-01-30 05:29:33 +01:00
|
|
|
|
2013-08-19 09:52:27 +02:00
|
|
|
system.mem_ranges = AddrRange('256MB')
|
|
|
|
|
|
2014-11-06 12:41:44 +01:00
|
|
|
Ruby.create_system(options, False, system)
|
2009-05-11 19:38:46 +02:00
|
|
|
|
sim: Add the notion of clock domains to all ClockedObjects
This patch adds the notion of source- and derived-clock domains to the
ClockedObjects. As such, all clock information is moved to the clock
domain, and the ClockedObjects are grouped into domains.
The clock domains are either source domains, with a specific clock
period, or derived domains that have a parent domain and a divider
(potentially chained). For piece of logic that runs at a derived clock
(a ratio of the clock its parent is running at) the necessary derived
clock domain is created from its corresponding parent clock
domain. For now, the derived clock domain only supports a divider,
thus ensuring a lower speed compared to its parent. Multiplier
functionality implies a PLL logic that has not been modelled yet
(create a separate clock instead).
The clock domains should be used as a mechanism to provide a
controllable clock source that affects clock for every clocked object
lying beneath it. The clock of the domain can (in a future patch) be
controlled by a handler responsible for dynamic frequency scaling of
the respective clock domains.
All the config scripts have been retro-fitted with clock domains. For
the System a default SrcClockDomain is created. For CPUs that run at a
different speed than the system, there is a seperate clock domain
created. This domain incorporates the CPU and the associated
caches. As before, Ruby runs under its own clock domain.
The clock period of all domains are pre-computed, such that no virtual
functions or multiplications are needed when calling
clockPeriod. Instead, the clock period is pre-computed when any
changes occur. For this to be possible, each clock domain tracks its
children.
2013-06-27 11:49:49 +02:00
|
|
|
# Create a separate clock domain for Ruby
|
2013-08-19 09:52:28 +02:00
|
|
|
system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,
|
|
|
|
|
voltage_domain = system.voltage_domain)
|
sim: Add the notion of clock domains to all ClockedObjects
This patch adds the notion of source- and derived-clock domains to the
ClockedObjects. As such, all clock information is moved to the clock
domain, and the ClockedObjects are grouped into domains.
The clock domains are either source domains, with a specific clock
period, or derived domains that have a parent domain and a divider
(potentially chained). For piece of logic that runs at a derived clock
(a ratio of the clock its parent is running at) the necessary derived
clock domain is created from its corresponding parent clock
domain. For now, the derived clock domain only supports a divider,
thus ensuring a lower speed compared to its parent. Multiplier
functionality implies a PLL logic that has not been modelled yet
(create a separate clock instead).
The clock domains should be used as a mechanism to provide a
controllable clock source that affects clock for every clocked object
lying beneath it. The clock of the domain can (in a future patch) be
controlled by a handler responsible for dynamic frequency scaling of
the respective clock domains.
All the config scripts have been retro-fitted with clock domains. For
the System a default SrcClockDomain is created. For CPUs that run at a
different speed than the system, there is a seperate clock domain
created. This domain incorporates the CPU and the associated
caches. As before, Ruby runs under its own clock domain.
The clock period of all domains are pre-computed, such that no virtual
functions or multiplications are needed when calling
clockPeriod. Instead, the clock period is pre-computed when any
changes occur. For this to be possible, each clock domain tracks its
children.
2013-06-27 11:49:49 +02:00
|
|
|
|
2014-03-20 15:14:14 +01:00
|
|
|
assert(len(cpus) == len(system.ruby._cpu_ports))
|
2009-05-11 19:38:46 +02:00
|
|
|
|
2014-03-20 15:14:14 +01:00
|
|
|
for (i, ruby_port) in enumerate(system.ruby._cpu_ports):
|
2010-01-30 05:29:33 +01:00
|
|
|
#
|
|
|
|
|
# Tie the cpu test and functional ports to the ruby cpu ports and
|
|
|
|
|
# physmem, respectively
|
|
|
|
|
#
|
2012-02-13 12:43:09 +01:00
|
|
|
cpus[i].test = ruby_port.slave
|
2012-07-12 18:56:13 +02:00
|
|
|
cpus[i].functional = system.funcbus.slave
|
2011-02-09 00:53:33 +01:00
|
|
|
|
|
|
|
|
#
|
|
|
|
|
# Since the memtester is incredibly bursty, increase the deadlock
|
|
|
|
|
# threshold to 1 million cycles
|
|
|
|
|
#
|
|
|
|
|
ruby_port.deadlock_threshold = 1000000
|
2009-05-11 19:38:46 +02:00
|
|
|
|
2012-07-12 18:56:13 +02:00
|
|
|
# connect reference memory to funcbus
|
|
|
|
|
system.funcmem.port = system.funcbus.master
|
|
|
|
|
|
2009-05-11 19:38:46 +02:00
|
|
|
# -----------------------
|
|
|
|
|
# run simulation
|
|
|
|
|
# -----------------------
|
|
|
|
|
|
2012-01-28 16:24:34 +01:00
|
|
|
root = Root(full_system = False, system = system)
|
2009-05-11 19:38:46 +02:00
|
|
|
root.system.mem_mode = 'timing'
|
2010-01-30 05:29:40 +01:00
|
|
|
|
|
|
|
|
# Not much point in this being higher than the L1 latency
|
|
|
|
|
m5.ticks.setGlobalFrequency('1ns')
|
