| .. |
|
bios
|
X86: Add extended Intel MP entries correctly.
|
2009-02-01 00:15:38 -08:00 |
|
insts
|
X86: Put the StoreCheck flag with the others, and don't collide with other flags.
|
2009-04-23 01:43:00 -07:00 |
|
isa
|
X86: Put the StoreCheck flag with the others, and don't collide with other flags.
|
2009-04-23 01:43:00 -07:00 |
|
linux
|
Commit m5threads package.
|
2009-04-21 08:17:36 -07:00 |
|
apicregs.hh
|
X86: Start implementing the interrupt command register in the local APIC.
|
2009-04-19 02:43:22 -07:00 |
|
arguments.hh
|
Add build hooks for x86.
|
2007-03-03 16:01:48 +00:00 |
|
cpuid.cc
|
X86: Fix the ordering of the vendor string reported by CPUID.
|
2009-04-19 04:13:45 -07:00 |
|
cpuid.hh
|
X86: Implement CPUID with a magical function instead of microcode.
|
2008-10-12 15:31:28 -07:00 |
|
emulenv.cc
|
X86: Actually handle 16 bit mode modrm.
|
2009-04-19 04:14:31 -07:00 |
|
emulenv.hh
|
X86: Respect segment override prefixes even when there's no ModRM byte.
|
2009-02-27 09:23:58 -08:00 |
|
faults.cc
|
X86: Centralize updates to the handy M5 reg.
|
2009-04-26 16:47:48 -07:00 |
|
faults.hh
|
X86: Implement the STARTUP IPI.
|
2009-04-19 02:56:03 -07:00 |
|
floatregfile.cc
|
ISA: Get rid of the get*RegName functions.
|
2009-02-25 10:22:31 -08:00 |
|
floatregfile.hh
|
ISA: Get rid of the get*RegName functions.
|
2009-02-25 10:22:31 -08:00 |
|
floatregs.hh
|
X86: Fix x87 floating point stack register indexing.
|
2007-10-02 22:57:33 -07:00 |
|
interrupts.cc
|
X86: Tell the function that sends int messages who to send to instead of figuring it out itself.
|
2009-04-26 02:09:27 -07:00 |
|
interrupts.hh
|
X86: Make the local APICs register themselves with the IO APIC.
|
2009-04-26 02:09:13 -07:00 |
|
intmessage.hh
|
X86: The startup IPI delivery mode is not reserved.
|
2009-04-19 03:01:46 -07:00 |
|
intregfile.cc
|
ISA: Get rid of the get*RegName functions.
|
2009-02-25 10:22:31 -08:00 |
|
intregfile.hh
|
ISA: Get rid of the get*RegName functions.
|
2009-02-25 10:22:31 -08:00 |
|
intregs.hh
|
X86: Rework the multiplication microops so that they work like they would in the patent.
|
2007-09-06 16:27:28 -07:00 |
|
isa_traits.hh
|
syscall: Resolve conflicts between m5threads and Gabe's recent SE changes.
|
2009-04-21 08:17:36 -07:00 |
|
kernel_stats.hh
|
X86: Get X86_FS to compile.
|
2007-09-24 17:39:56 -07:00 |
|
locked_mem.hh
|
Stub implementation for x86
|
2007-03-05 16:08:18 +00:00 |
|
microcode_rom.hh
|
X86: Make X86's microcode ROM actually do something.
|
2008-10-12 17:48:44 -07:00 |
|
miscregfile.cc
|
X86: Precompute the default and alternate address and operand size and the stack size.
|
2009-04-26 16:49:24 -07:00 |
|
miscregfile.hh
|
X86: Precompute the default and alternate address and operand size and the stack size.
|
2009-04-26 16:49:24 -07:00 |
|
miscregs.hh
|
X86: Precompute the default and alternate address and operand size and the stack size.
|
2009-04-26 16:49:24 -07:00 |
|
mmaped_ipr.hh
|
X86: Make the local APIC accessible through the memory system directly, and make the timer work.
|
2008-10-12 11:08:00 -07:00 |
|
pagetable.cc
|
TLB: Fix serialization issues with the tlb entries and make the page table store the process, not the system.
|
2007-10-25 19:04:44 -07:00 |
|
pagetable.hh
|
sycalls: implement mremap() and add DATA flag for getrlimit(). mremap has been tested on Alpha, compiles for the rest but not tested. I don't see why it wouldn't work though.
|
2009-02-16 17:47:39 -05:00 |
|
pagetable_walker.cc
|
X86: Fix minor bug in the page table walker from TLB shuffling.
|
2009-04-13 04:14:15 -07:00 |
|
pagetable_walker.hh
|
tlb: More fixing of unified TLB
|
2009-04-08 22:21:27 -07:00 |
|
predecoder.cc
|
X86: Precompute the default and alternate address and operand size and the stack size.
|
2009-04-26 16:49:24 -07:00 |
|
predecoder.hh
|
X86: Precompute the default and alternate address and operand size and the stack size.
|
2009-04-26 16:49:24 -07:00 |
|
predecoder_tables.cc
|
X86: Hook in the M5 pseudo insts.
|
2009-01-06 23:55:46 -08:00 |
|
process.cc
|
X86: Centralize updates to the handy M5 reg.
|
2009-04-26 16:47:48 -07:00 |
|
process.hh
|
X86: Add a vsyscall page for 32 bit processes to use.
|
2009-02-27 09:25:51 -08:00 |
|
regfile.cc
|
Commit m5threads package.
|
2009-04-21 08:17:36 -07:00 |
|
regfile.hh
|
ISA: Get rid of FlattenIntIndex function.
|
2009-02-25 10:22:09 -08:00 |
|
remote_gdb.cc
|
arch: TheISA shouldn't really ever be used in the arch directory.
|
2008-09-27 21:03:46 -07:00 |
|
remote_gdb.hh
|
Add in NumGDBRegs so the constructor to the base class can get all it's arguments.
|
2007-03-05 17:58:15 +00:00 |
|
SConscript
|
X86: Implement CLTS.
|
2009-02-25 10:21:02 -08:00 |
|
SConsopts
|
copyright: This file need not have had the more restrictive copyright.
|
2009-02-09 20:10:15 -08:00 |
|
segmentregs.hh
|
X86: Reorganize segmentation and implement segment selector movs.
|
2007-12-01 23:03:39 -08:00 |
|
stacktrace.cc
|
Remove delVirtPort() and make getVirtPort() only return cached version.
|
2008-07-01 10:25:07 -04:00 |
|
stacktrace.hh
|
Filled in a stub header file for a stacktrace object. I'm still not sure what this is for, and it probably doesn't work on anything but Alpha.
|
2007-03-05 14:52:28 +00:00 |
|
system.cc
|
X86: Create SimObjects in python and C++ to represent the ACPI system description tables.
|
2008-10-10 23:43:33 -07:00 |
|
system.hh
|
X86: Create SimObjects in python and C++ to represent the ACPI system description tables.
|
2008-10-10 23:43:33 -07:00 |
|
tlb.cc
|
X86: Split out the internal memory space from the regular translate() and precompute mode.
|
2009-04-26 16:48:44 -07:00 |
|
tlb.hh
|
X86: Split out the internal memory space from the regular translate() and precompute mode.
|
2009-04-26 16:48:44 -07:00 |
|
types.hh
|
Get rid of old RegContext code.
|
2008-10-12 17:57:46 -07:00 |
|
utility.cc
|
X86: Implement the INIT IPI.
|
2009-04-19 02:53:00 -07:00 |
|
utility.hh
|
X86: Implement inUserMode for x86.
|
2009-02-25 10:18:06 -08:00 |
|
vtophys.cc
|
X86: Get X86_FS to compile.
|
2007-09-24 17:39:56 -07:00 |
|
vtophys.hh
|
X86: Start implementing the x86 tlb which will handle segmentation permission and limit checks and paging.
|
2007-10-02 23:00:37 -07:00 |
|
x86_traits.hh
|
X86: Fix the ordering of special physical address ranges.
|
2008-10-12 14:01:06 -07:00 |
|
X86LocalApic.py
|
X86: Make APICs communicate through the memory system.
|
2008-10-12 13:28:54 -07:00 |
|
X86System.py
|
X86: Create SimObjects in python and C++ to represent the ACPI system description tables.
|
2008-10-10 23:43:33 -07:00 |
|
X86TLB.py
|
tlb: Don't separate the TLB classes into an instruction TLB and a data TLB
|
2009-04-08 22:21:27 -07:00 |
