2005-02-26 00:00:49 +01:00
|
|
|
/*
|
2005-06-05 11:16:00 +02:00
|
|
|
* Copyright (c) 2005 The Regents of The University of Michigan
|
2005-02-26 00:00:49 +01:00
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are
|
|
|
|
* met: redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer;
|
|
|
|
* redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution;
|
|
|
|
* neither the name of the copyright holders nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived from
|
|
|
|
* this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
#ifndef __CPU_OZONE_CPU_HH__
|
|
|
|
#define __CPU_OZONE_CPU_HH__
|
|
|
|
|
|
|
|
#include <set>
|
2005-02-26 00:00:49 +01:00
|
|
|
|
|
|
|
#include "base/statistics.hh"
|
2006-04-23 00:45:01 +02:00
|
|
|
#include "base/timebuf.hh"
|
2005-08-30 19:18:54 +02:00
|
|
|
#include "config/full_system.hh"
|
2005-06-05 02:50:10 +02:00
|
|
|
#include "cpu/base.hh"
|
2005-02-26 00:00:49 +01:00
|
|
|
#include "cpu/exec_context.hh"
|
2006-04-23 00:45:01 +02:00
|
|
|
#include "cpu/inst_seq.hh"
|
|
|
|
#include "cpu/ozone/rename_table.hh"
|
|
|
|
#include "cpu/ozone/thread_state.hh"
|
2005-02-26 00:00:49 +01:00
|
|
|
#include "cpu/pc_event.hh"
|
|
|
|
#include "cpu/static_inst.hh"
|
|
|
|
#include "mem/mem_interface.hh"
|
|
|
|
#include "sim/eventq.hh"
|
|
|
|
|
|
|
|
// forward declarations
|
2005-08-30 19:18:54 +02:00
|
|
|
#if FULL_SYSTEM
|
2006-04-23 00:45:01 +02:00
|
|
|
#include "arch/alpha/tlb.hh"
|
|
|
|
|
2005-02-26 00:00:49 +01:00
|
|
|
class AlphaITB;
|
|
|
|
class AlphaDTB;
|
|
|
|
class PhysicalMemory;
|
2006-04-23 00:45:01 +02:00
|
|
|
class MemoryController;
|
2005-02-26 00:00:49 +01:00
|
|
|
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
class Sampler;
|
2005-02-26 00:00:49 +01:00
|
|
|
class RemoteGDB;
|
|
|
|
class GDBListener;
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
|
|
|
class Process;
|
|
|
|
|
|
|
|
#endif // FULL_SYSTEM
|
|
|
|
|
|
|
|
class Checkpoint;
|
2006-05-16 20:09:04 +02:00
|
|
|
class EndQuiesceEvent;
|
2005-02-26 00:00:49 +01:00
|
|
|
class MemInterface;
|
|
|
|
|
|
|
|
namespace Trace {
|
|
|
|
class InstRecord;
|
|
|
|
}
|
|
|
|
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
template <class>
|
|
|
|
class Checker;
|
|
|
|
|
2005-02-26 00:00:49 +01:00
|
|
|
/**
|
|
|
|
* Declaration of Out-of-Order CPU class. Basically it is a SimpleCPU with
|
|
|
|
* simple out-of-order capabilities added to it. It is still a 1 CPI machine
|
|
|
|
* (?), but is capable of handling cache misses. Basically it models having
|
|
|
|
* a ROB/IQ by only allowing a certain amount of instructions to execute while
|
|
|
|
* the cache miss is outstanding.
|
|
|
|
*/
|
|
|
|
|
|
|
|
template <class Impl>
|
2006-04-23 00:45:01 +02:00
|
|
|
class OzoneCPU : public BaseCPU
|
2005-02-26 00:00:49 +01:00
|
|
|
{
|
|
|
|
private:
|
2006-04-23 00:45:01 +02:00
|
|
|
typedef typename Impl::FrontEnd FrontEnd;
|
|
|
|
typedef typename Impl::BackEnd BackEnd;
|
|
|
|
typedef typename Impl::DynInst DynInst;
|
2005-02-26 00:00:49 +01:00
|
|
|
typedef typename Impl::DynInstPtr DynInstPtr;
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
typedef TheISA::MiscReg MiscReg;
|
|
|
|
|
|
|
|
public:
|
|
|
|
class OzoneXC : public ExecContext {
|
|
|
|
public:
|
|
|
|
OzoneCPU<Impl> *cpu;
|
|
|
|
|
|
|
|
OzoneThreadState<Impl> *thread;
|
|
|
|
|
|
|
|
BaseCPU *getCpuPtr();
|
|
|
|
|
|
|
|
void setCpuId(int id);
|
|
|
|
|
|
|
|
int readCpuId() { return thread->cpuId; }
|
|
|
|
|
|
|
|
FunctionalMemory *getMemPtr() { return thread->mem; }
|
|
|
|
|
|
|
|
#if FULL_SYSTEM
|
|
|
|
System *getSystemPtr() { return cpu->system; }
|
|
|
|
|
|
|
|
PhysicalMemory *getPhysMemPtr() { return cpu->physmem; }
|
|
|
|
|
|
|
|
AlphaITB *getITBPtr() { return cpu->itb; }
|
|
|
|
|
|
|
|
AlphaDTB * getDTBPtr() { return cpu->dtb; }
|
|
|
|
#else
|
|
|
|
Process *getProcessPtr() { return thread->process; }
|
|
|
|
#endif
|
|
|
|
|
|
|
|
Status status() const { return thread->_status; }
|
|
|
|
|
|
|
|
void setStatus(Status new_status);
|
|
|
|
|
|
|
|
/// Set the status to Active. Optional delay indicates number of
|
|
|
|
/// cycles to wait before beginning execution.
|
|
|
|
void activate(int delay = 1);
|
|
|
|
|
|
|
|
/// Set the status to Suspended.
|
|
|
|
void suspend();
|
|
|
|
|
|
|
|
/// Set the status to Unallocated.
|
|
|
|
void deallocate();
|
|
|
|
|
|
|
|
/// Set the status to Halted.
|
|
|
|
void halt();
|
|
|
|
|
|
|
|
#if FULL_SYSTEM
|
|
|
|
void dumpFuncProfile();
|
|
|
|
#endif
|
|
|
|
|
|
|
|
void takeOverFrom(ExecContext *old_context);
|
|
|
|
|
|
|
|
void regStats(const std::string &name);
|
|
|
|
|
|
|
|
void serialize(std::ostream &os);
|
|
|
|
void unserialize(Checkpoint *cp, const std::string §ion);
|
|
|
|
|
|
|
|
#if FULL_SYSTEM
|
2006-05-16 20:09:04 +02:00
|
|
|
EndQuiesceEvent *getQuiesceEvent();
|
2006-04-23 00:45:01 +02:00
|
|
|
|
|
|
|
Tick readLastActivate();
|
|
|
|
Tick readLastSuspend();
|
|
|
|
|
|
|
|
void profileClear();
|
|
|
|
void profileSample();
|
|
|
|
#endif
|
|
|
|
|
|
|
|
int getThreadNum();
|
|
|
|
|
|
|
|
// Also somewhat obnoxious. Really only used for the TLB fault.
|
|
|
|
TheISA::MachInst getInst();
|
|
|
|
|
|
|
|
void copyArchRegs(ExecContext *xc);
|
|
|
|
|
|
|
|
void clearArchRegs();
|
|
|
|
|
|
|
|
uint64_t readIntReg(int reg_idx);
|
|
|
|
|
|
|
|
float readFloatRegSingle(int reg_idx);
|
|
|
|
|
|
|
|
double readFloatRegDouble(int reg_idx);
|
|
|
|
|
|
|
|
uint64_t readFloatRegInt(int reg_idx);
|
|
|
|
|
|
|
|
void setIntReg(int reg_idx, uint64_t val);
|
|
|
|
|
|
|
|
void setFloatRegSingle(int reg_idx, float val);
|
|
|
|
|
|
|
|
void setFloatRegDouble(int reg_idx, double val);
|
|
|
|
|
|
|
|
void setFloatRegInt(int reg_idx, uint64_t val);
|
|
|
|
|
|
|
|
uint64_t readPC() { return thread->PC; }
|
|
|
|
void setPC(Addr val);
|
|
|
|
|
|
|
|
uint64_t readNextPC() { return thread->nextPC; }
|
|
|
|
void setNextPC(Addr val);
|
|
|
|
|
|
|
|
public:
|
|
|
|
// ISA stuff:
|
|
|
|
MiscReg readMiscReg(int misc_reg);
|
|
|
|
|
|
|
|
MiscReg readMiscRegWithEffect(int misc_reg, Fault &fault);
|
|
|
|
|
|
|
|
Fault setMiscReg(int misc_reg, const MiscReg &val);
|
|
|
|
|
|
|
|
Fault setMiscRegWithEffect(int misc_reg, const MiscReg &val);
|
|
|
|
|
|
|
|
unsigned readStCondFailures()
|
|
|
|
{ return thread->storeCondFailures; }
|
|
|
|
|
|
|
|
void setStCondFailures(unsigned sc_failures)
|
|
|
|
{ thread->storeCondFailures = sc_failures; }
|
|
|
|
|
|
|
|
#if FULL_SYSTEM
|
|
|
|
bool inPalMode() { return cpu->inPalMode(); }
|
|
|
|
#endif
|
|
|
|
|
|
|
|
bool misspeculating() { return false; }
|
|
|
|
|
|
|
|
#if !FULL_SYSTEM
|
|
|
|
TheISA::IntReg getSyscallArg(int i)
|
|
|
|
{ return thread->renameTable[TheISA::ArgumentReg0 + i]->readIntResult(); }
|
|
|
|
|
|
|
|
// used to shift args for indirect syscall
|
|
|
|
void setSyscallArg(int i, TheISA::IntReg val)
|
|
|
|
{ thread->renameTable[TheISA::ArgumentReg0 + i]->setIntResult(i); }
|
|
|
|
|
|
|
|
void setSyscallReturn(SyscallReturn return_value)
|
|
|
|
{ cpu->setSyscallReturn(return_value, thread->tid); }
|
|
|
|
|
|
|
|
Counter readFuncExeInst() { return thread->funcExeInst; }
|
|
|
|
|
|
|
|
void setFuncExeInst(Counter new_val)
|
|
|
|
{ thread->funcExeInst = new_val; }
|
|
|
|
#endif
|
|
|
|
};
|
|
|
|
|
|
|
|
// execution context proxy
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
OzoneXC ozoneXC;
|
|
|
|
ExecContext *xcProxy;
|
|
|
|
ExecContext *checkerXC;
|
2006-04-23 00:45:01 +02:00
|
|
|
|
|
|
|
typedef OzoneThreadState<Impl> ImplState;
|
|
|
|
|
|
|
|
private:
|
|
|
|
OzoneThreadState<Impl> thread;
|
|
|
|
/*
|
|
|
|
// Squash event for when the XC needs to squash all inflight instructions.
|
|
|
|
struct XCSquashEvent : public Event
|
|
|
|
{
|
|
|
|
void process();
|
|
|
|
const char *description();
|
|
|
|
};
|
|
|
|
*/
|
2005-02-26 00:00:49 +01:00
|
|
|
public:
|
|
|
|
// main simulation loop (one cycle)
|
|
|
|
void tick();
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
std::set<InstSeqNum> snList;
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
std::set<Addr> lockAddrList;
|
2005-02-26 00:00:49 +01:00
|
|
|
private:
|
|
|
|
struct TickEvent : public Event
|
|
|
|
{
|
2006-04-23 00:45:01 +02:00
|
|
|
OzoneCPU *cpu;
|
2005-02-26 00:00:49 +01:00
|
|
|
int width;
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
TickEvent(OzoneCPU *c, int w);
|
2005-02-26 00:00:49 +01:00
|
|
|
void process();
|
|
|
|
const char *description();
|
|
|
|
};
|
|
|
|
|
|
|
|
TickEvent tickEvent;
|
|
|
|
|
|
|
|
/// Schedule tick event, regardless of its current state.
|
|
|
|
void scheduleTickEvent(int delay)
|
|
|
|
{
|
|
|
|
if (tickEvent.squashed())
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
tickEvent.reschedule(curTick + cycles(delay));
|
2005-02-26 00:00:49 +01:00
|
|
|
else if (!tickEvent.scheduled())
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
tickEvent.schedule(curTick + cycles(delay));
|
2005-02-26 00:00:49 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/// Unschedule tick event, regardless of its current state.
|
|
|
|
void unscheduleTickEvent()
|
|
|
|
{
|
|
|
|
if (tickEvent.scheduled())
|
|
|
|
tickEvent.squash();
|
|
|
|
}
|
|
|
|
|
|
|
|
private:
|
|
|
|
Trace::InstRecord *traceData;
|
|
|
|
|
|
|
|
template<typename T>
|
|
|
|
void trace_data(T data);
|
|
|
|
|
|
|
|
public:
|
|
|
|
//
|
|
|
|
enum Status {
|
|
|
|
Running,
|
|
|
|
Idle,
|
|
|
|
SwitchedOut
|
|
|
|
};
|
|
|
|
|
|
|
|
Status _status;
|
|
|
|
|
|
|
|
public:
|
2006-04-23 00:45:01 +02:00
|
|
|
bool checkInterrupts;
|
|
|
|
|
2005-02-26 00:00:49 +01:00
|
|
|
void post_interrupt(int int_num, int index);
|
|
|
|
|
|
|
|
void zero_fill_64(Addr addr) {
|
|
|
|
static int warned = 0;
|
|
|
|
if (!warned) {
|
|
|
|
warn ("WH64 is not implemented");
|
|
|
|
warned = 1;
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
typedef typename Impl::Params Params;
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
OzoneCPU(Params *params);
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
virtual ~OzoneCPU();
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2005-05-03 16:56:47 +02:00
|
|
|
void init();
|
|
|
|
|
2005-02-26 00:00:49 +01:00
|
|
|
public:
|
2006-04-23 00:45:01 +02:00
|
|
|
BaseCPU *getCpuPtr() { return this; }
|
|
|
|
|
|
|
|
void setCpuId(int id) { cpuId = id; }
|
|
|
|
|
|
|
|
int readCpuId() { return cpuId; }
|
|
|
|
|
|
|
|
// FunctionalMemory *getMemPtr() { return mem; }
|
|
|
|
|
|
|
|
int cpuId;
|
2005-02-26 00:00:49 +01:00
|
|
|
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
void switchOut(Sampler *sampler);
|
2006-05-16 20:09:04 +02:00
|
|
|
void signalSwitched();
|
2005-02-26 00:00:49 +01:00
|
|
|
void takeOverFrom(BaseCPU *oldCPU);
|
|
|
|
|
2006-05-16 20:09:04 +02:00
|
|
|
Sampler *sampler;
|
|
|
|
|
|
|
|
int switchCount;
|
|
|
|
|
2005-08-30 19:18:54 +02:00
|
|
|
#if FULL_SYSTEM
|
2005-02-26 00:00:49 +01:00
|
|
|
Addr dbg_vtophys(Addr addr);
|
|
|
|
|
|
|
|
bool interval_stats;
|
2006-04-23 00:45:01 +02:00
|
|
|
|
|
|
|
AlphaITB *itb;
|
|
|
|
AlphaDTB *dtb;
|
|
|
|
System *system;
|
|
|
|
|
|
|
|
// the following two fields are redundant, since we can always
|
|
|
|
// look them up through the system pointer, but we'll leave them
|
|
|
|
// here for now for convenience
|
|
|
|
MemoryController *memctrl;
|
|
|
|
PhysicalMemory *physmem;
|
2005-02-26 00:00:49 +01:00
|
|
|
#endif
|
|
|
|
|
|
|
|
// L1 instruction cache
|
|
|
|
MemInterface *icacheInterface;
|
|
|
|
|
|
|
|
// L1 data cache
|
|
|
|
MemInterface *dcacheInterface;
|
|
|
|
|
2006-04-24 23:10:06 +02:00
|
|
|
/** Pointer to memory. */
|
|
|
|
FunctionalMemory *mem;
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
FrontEnd *frontEnd;
|
2005-05-03 16:56:47 +02:00
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
BackEnd *backEnd;
|
2005-05-03 16:56:47 +02:00
|
|
|
private:
|
2005-02-26 00:00:49 +01:00
|
|
|
Status status() const { return _status; }
|
2006-04-23 00:45:01 +02:00
|
|
|
void setStatus(Status new_status) { _status = new_status; }
|
|
|
|
|
|
|
|
// Not sure what an activate() call on the CPU's proxy XC would mean...
|
2005-02-26 00:00:49 +01:00
|
|
|
|
|
|
|
virtual void activateContext(int thread_num, int delay);
|
|
|
|
virtual void suspendContext(int thread_num);
|
|
|
|
virtual void deallocateContext(int thread_num);
|
|
|
|
virtual void haltContext(int thread_num);
|
|
|
|
|
|
|
|
// statistics
|
|
|
|
virtual void regStats();
|
|
|
|
virtual void resetStats();
|
|
|
|
|
|
|
|
// number of simulated instructions
|
2006-04-23 00:45:01 +02:00
|
|
|
public:
|
2005-02-26 00:00:49 +01:00
|
|
|
Counter numInst;
|
|
|
|
Counter startNumInst;
|
2006-04-23 00:45:01 +02:00
|
|
|
// Stats::Scalar<> numInsts;
|
2005-02-26 00:00:49 +01:00
|
|
|
|
|
|
|
virtual Counter totalInstructions() const
|
|
|
|
{
|
|
|
|
return numInst - startNumInst;
|
|
|
|
}
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
private:
|
2005-02-26 00:00:49 +01:00
|
|
|
// number of simulated memory references
|
2006-04-23 00:45:01 +02:00
|
|
|
// Stats::Scalar<> numMemRefs;
|
2005-02-26 00:00:49 +01:00
|
|
|
|
|
|
|
// number of simulated loads
|
|
|
|
Counter numLoad;
|
|
|
|
Counter startNumLoad;
|
|
|
|
|
|
|
|
// number of idle cycles
|
|
|
|
Stats::Average<> notIdleFraction;
|
|
|
|
Stats::Formula idleFraction;
|
2005-05-03 16:56:47 +02:00
|
|
|
public:
|
|
|
|
|
2005-02-26 00:00:49 +01:00
|
|
|
virtual void serialize(std::ostream &os);
|
|
|
|
virtual void unserialize(Checkpoint *cp, const std::string §ion);
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
|
2005-08-30 19:18:54 +02:00
|
|
|
#if FULL_SYSTEM
|
2005-02-26 00:00:49 +01:00
|
|
|
bool validInstAddr(Addr addr) { return true; }
|
|
|
|
bool validDataAddr(Addr addr) { return true; }
|
|
|
|
|
2006-02-22 02:10:40 +01:00
|
|
|
Fault translateInstReq(MemReqPtr &req)
|
2005-02-26 00:00:49 +01:00
|
|
|
{
|
|
|
|
return itb->translate(req);
|
|
|
|
}
|
|
|
|
|
2006-02-22 02:10:40 +01:00
|
|
|
Fault translateDataReadReq(MemReqPtr &req)
|
2005-02-26 00:00:49 +01:00
|
|
|
{
|
|
|
|
return dtb->translate(req, false);
|
|
|
|
}
|
|
|
|
|
2006-02-22 02:10:40 +01:00
|
|
|
Fault translateDataWriteReq(MemReqPtr &req)
|
2005-02-26 00:00:49 +01:00
|
|
|
{
|
|
|
|
return dtb->translate(req, true);
|
|
|
|
}
|
|
|
|
|
|
|
|
#else
|
|
|
|
bool validInstAddr(Addr addr)
|
2006-04-23 00:45:01 +02:00
|
|
|
{ return true; }
|
2005-02-26 00:00:49 +01:00
|
|
|
|
|
|
|
bool validDataAddr(Addr addr)
|
2006-04-23 00:45:01 +02:00
|
|
|
{ return true; }
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
int getInstAsid() { return thread.asid; }
|
|
|
|
int getDataAsid() { return thread.asid; }
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2006-04-24 23:10:06 +02:00
|
|
|
Fault dummyTranslation(MemReqPtr &req)
|
|
|
|
{
|
|
|
|
#if 0
|
|
|
|
assert((req->vaddr >> 48 & 0xffff) == 0);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
// put the asid in the upper 16 bits of the paddr
|
|
|
|
req->paddr = req->vaddr & ~((Addr)0xffff << sizeof(Addr) * 8 - 16);
|
|
|
|
req->paddr = req->paddr | (Addr)req->asid << sizeof(Addr) * 8 - 16;
|
|
|
|
return NoFault;
|
|
|
|
}
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
/** Translates instruction requestion in syscall emulation mode. */
|
2006-02-22 02:10:40 +01:00
|
|
|
Fault translateInstReq(MemReqPtr &req)
|
2005-02-26 00:00:49 +01:00
|
|
|
{
|
2006-04-24 23:10:06 +02:00
|
|
|
return dummyTranslation(req);
|
2005-02-26 00:00:49 +01:00
|
|
|
}
|
2006-04-23 00:45:01 +02:00
|
|
|
|
|
|
|
/** Translates data read request in syscall emulation mode. */
|
2006-02-22 02:10:40 +01:00
|
|
|
Fault translateDataReadReq(MemReqPtr &req)
|
2005-02-26 00:00:49 +01:00
|
|
|
{
|
2006-04-24 23:10:06 +02:00
|
|
|
return dummyTranslation(req);
|
2005-02-26 00:00:49 +01:00
|
|
|
}
|
2006-04-23 00:45:01 +02:00
|
|
|
|
|
|
|
/** Translates data write request in syscall emulation mode. */
|
2006-02-22 02:10:40 +01:00
|
|
|
Fault translateDataWriteReq(MemReqPtr &req)
|
2005-02-26 00:00:49 +01:00
|
|
|
{
|
2006-04-24 23:10:06 +02:00
|
|
|
return dummyTranslation(req);
|
2005-02-26 00:00:49 +01:00
|
|
|
}
|
|
|
|
#endif
|
2006-04-24 23:10:06 +02:00
|
|
|
|
|
|
|
/** Old CPU read from memory function. No longer used. */
|
|
|
|
template <class T>
|
|
|
|
Fault read(MemReqPtr &req, T &data)
|
|
|
|
{
|
|
|
|
// panic("CPU READ NOT IMPLEMENTED W/NEW MEMORY\n");
|
|
|
|
#if 0
|
|
|
|
#if FULL_SYSTEM && defined(TARGET_ALPHA)
|
|
|
|
if (req->flags & LOCKED) {
|
|
|
|
req->xc->setMiscReg(TheISA::Lock_Addr_DepTag, req->paddr);
|
|
|
|
req->xc->setMiscReg(TheISA::Lock_Flag_DepTag, true);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
Fault error;
|
|
|
|
if (req->flags & LOCKED) {
|
|
|
|
// lockAddr = req->paddr;
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
lockAddrList.insert(req->paddr);
|
2006-04-24 23:10:06 +02:00
|
|
|
lockFlag = true;
|
|
|
|
}
|
|
|
|
|
|
|
|
error = this->mem->read(req, data);
|
|
|
|
data = gtoh(data);
|
|
|
|
return error;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
/** CPU read function, forwards read to LSQ. */
|
2005-02-26 00:00:49 +01:00
|
|
|
template <class T>
|
2006-04-23 00:45:01 +02:00
|
|
|
Fault read(MemReqPtr &req, T &data, int load_idx)
|
|
|
|
{
|
|
|
|
return backEnd->read(req, data, load_idx);
|
|
|
|
}
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2006-04-24 23:10:06 +02:00
|
|
|
/** Old CPU write to memory function. No longer used. */
|
|
|
|
template <class T>
|
|
|
|
Fault write(MemReqPtr &req, T &data)
|
|
|
|
{
|
|
|
|
#if 0
|
|
|
|
#if FULL_SYSTEM && defined(TARGET_ALPHA)
|
|
|
|
ExecContext *xc;
|
|
|
|
|
|
|
|
// If this is a store conditional, act appropriately
|
|
|
|
if (req->flags & LOCKED) {
|
|
|
|
xc = req->xc;
|
|
|
|
|
|
|
|
if (req->flags & UNCACHEABLE) {
|
|
|
|
// Don't update result register (see stq_c in isa_desc)
|
|
|
|
req->result = 2;
|
|
|
|
xc->setStCondFailures(0);//Needed? [RGD]
|
|
|
|
} else {
|
|
|
|
bool lock_flag = xc->readMiscReg(TheISA::Lock_Flag_DepTag);
|
|
|
|
Addr lock_addr = xc->readMiscReg(TheISA::Lock_Addr_DepTag);
|
|
|
|
req->result = lock_flag;
|
|
|
|
if (!lock_flag ||
|
|
|
|
((lock_addr & ~0xf) != (req->paddr & ~0xf))) {
|
|
|
|
xc->setMiscReg(TheISA::Lock_Flag_DepTag, false);
|
|
|
|
xc->setStCondFailures(xc->readStCondFailures() + 1);
|
|
|
|
if (((xc->readStCondFailures()) % 100000) == 0) {
|
|
|
|
std::cerr << "Warning: "
|
|
|
|
<< xc->readStCondFailures()
|
|
|
|
<< " consecutive store conditional failures "
|
|
|
|
<< "on cpu " << req->xc->readCpuId()
|
|
|
|
<< std::endl;
|
|
|
|
}
|
|
|
|
return NoFault;
|
|
|
|
}
|
|
|
|
else xc->setStCondFailures(0);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
// Need to clear any locked flags on other proccessors for
|
|
|
|
// this address. Only do this for succsful Store Conditionals
|
|
|
|
// and all other stores (WH64?). Unsuccessful Store
|
|
|
|
// Conditionals would have returned above, and wouldn't fall
|
|
|
|
// through.
|
|
|
|
for (int i = 0; i < this->system->execContexts.size(); i++){
|
|
|
|
xc = this->system->execContexts[i];
|
|
|
|
if ((xc->readMiscReg(TheISA::Lock_Addr_DepTag) & ~0xf) ==
|
|
|
|
(req->paddr & ~0xf)) {
|
|
|
|
xc->setMiscReg(TheISA::Lock_Flag_DepTag, false);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
if (req->flags & LOCKED) {
|
|
|
|
if (req->flags & UNCACHEABLE) {
|
|
|
|
req->result = 2;
|
|
|
|
} else {
|
|
|
|
if (this->lockFlag/* && this->lockAddr == req->paddr*/) {
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
if (lockAddrList.find(req->paddr) !=
|
|
|
|
lockAddrList.end()) {
|
|
|
|
req->result = 1;
|
|
|
|
} else {
|
|
|
|
req->result = 0;
|
|
|
|
return NoFault;
|
|
|
|
}
|
2006-04-24 23:10:06 +02:00
|
|
|
} else {
|
|
|
|
req->result = 0;
|
|
|
|
return NoFault;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return this->mem->write(req, (T)htog(data));
|
|
|
|
}
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
/** CPU write function, forwards write to LSQ. */
|
2005-02-26 00:00:49 +01:00
|
|
|
template <class T>
|
2006-04-23 00:45:01 +02:00
|
|
|
Fault write(MemReqPtr &req, T &data, int store_idx)
|
|
|
|
{
|
|
|
|
return backEnd->write(req, data, store_idx);
|
|
|
|
}
|
2005-02-26 00:00:49 +01:00
|
|
|
|
|
|
|
void prefetch(Addr addr, unsigned flags)
|
|
|
|
{
|
|
|
|
// need to do this...
|
|
|
|
}
|
|
|
|
|
|
|
|
void writeHint(Addr addr, int size, unsigned flags)
|
|
|
|
{
|
|
|
|
// need to do this...
|
|
|
|
}
|
|
|
|
|
2006-02-22 02:10:40 +01:00
|
|
|
Fault copySrcTranslate(Addr src);
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2006-02-22 02:10:40 +01:00
|
|
|
Fault copy(Addr dest);
|
2005-02-26 00:00:49 +01:00
|
|
|
|
|
|
|
InstSeqNum globalSeqNum;
|
|
|
|
|
|
|
|
public:
|
2006-04-23 00:45:01 +02:00
|
|
|
void squashFromXC();
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
// @todo: This can be a useful debug function. Implement it.
|
|
|
|
void dumpInsts() { frontEnd->dumpInsts(); }
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2005-08-30 19:18:54 +02:00
|
|
|
#if FULL_SYSTEM
|
2006-04-23 00:45:01 +02:00
|
|
|
Fault hwrei();
|
|
|
|
int readIntrFlag() { return thread.regs.intrflag; }
|
|
|
|
void setIntrFlag(int val) { thread.regs.intrflag = val; }
|
|
|
|
bool inPalMode() { return AlphaISA::PcPAL(thread.PC); }
|
|
|
|
bool inPalMode(Addr pc) { return AlphaISA::PcPAL(pc); }
|
|
|
|
bool simPalCheck(int palFunc);
|
2006-04-23 01:10:39 +02:00
|
|
|
void processInterrupts();
|
2005-02-26 00:00:49 +01:00
|
|
|
#else
|
2006-04-23 00:45:01 +02:00
|
|
|
void syscall();
|
|
|
|
void setSyscallReturn(SyscallReturn return_value, int tid);
|
2005-02-26 00:00:49 +01:00
|
|
|
#endif
|
|
|
|
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
ExecContext *xcBase() { return xcProxy; }
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
bool decoupledFrontEnd;
|
|
|
|
struct CommStruct {
|
|
|
|
InstSeqNum doneSeqNum;
|
|
|
|
InstSeqNum nonSpecSeqNum;
|
|
|
|
bool uncached;
|
|
|
|
unsigned lqIdx;
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
bool stall;
|
|
|
|
};
|
|
|
|
TimeBuffer<CommStruct> comm;
|
2006-04-24 23:10:06 +02:00
|
|
|
|
|
|
|
bool lockFlag;
|
2006-04-24 23:40:00 +02:00
|
|
|
|
|
|
|
Stats::Scalar<> quiesceCycles;
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
|
|
|
|
Checker<DynInstPtr> *checker;
|
2006-04-23 00:45:01 +02:00
|
|
|
};
|
2005-02-26 00:00:49 +01:00
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
#endif // __CPU_OZONE_CPU_HH__
|