2012-01-17 19:55:08 +01:00
|
|
|
# Copyright (c) 2012 ARM Limited
|
|
|
|
# All rights reserved.
|
|
|
|
#
|
|
|
|
# The license below extends only to copyright in the software and shall
|
|
|
|
# not be construed as granting a license to any other intellectual
|
|
|
|
# property including but not limited to intellectual property relating
|
|
|
|
# to a hardware implementation of the functionality of the software
|
|
|
|
# licensed hereunder. You may use the software subject to the license
|
|
|
|
# terms below provided that you ensure that this notice is replicated
|
|
|
|
# unmodified and in its entirety in all distributions of the software,
|
|
|
|
# modified or unmodified, in source code or in binary form.
|
|
|
|
#
|
2010-01-30 05:29:20 +01:00
|
|
|
# Copyright (c) 2006-2007 The Regents of The University of Michigan
|
|
|
|
# Copyright (c) 2009 Advanced Micro Devices, Inc.
|
|
|
|
# All rights reserved.
|
|
|
|
#
|
|
|
|
# Redistribution and use in source and binary forms, with or without
|
|
|
|
# modification, are permitted provided that the following conditions are
|
|
|
|
# met: redistributions of source code must retain the above copyright
|
|
|
|
# notice, this list of conditions and the following disclaimer;
|
|
|
|
# redistributions in binary form must reproduce the above copyright
|
|
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
|
|
# documentation and/or other materials provided with the distribution;
|
|
|
|
# neither the name of the copyright holders nor the names of its
|
|
|
|
# contributors may be used to endorse or promote products derived from
|
|
|
|
# this software without specific prior written permission.
|
|
|
|
#
|
|
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
#
|
|
|
|
# Authors: Brad Beckmann
|
|
|
|
|
2010-08-20 20:46:13 +02:00
|
|
|
import math
|
2010-01-30 05:29:20 +01:00
|
|
|
import m5
|
|
|
|
from m5.objects import *
|
|
|
|
from m5.defines import buildEnv
|
2014-03-20 14:03:09 +01:00
|
|
|
from m5.util import addToPath, fatal
|
|
|
|
|
2014-11-06 12:42:21 +01:00
|
|
|
import MemConfig
|
2014-03-20 14:03:09 +01:00
|
|
|
addToPath('../topologies')
|
2010-01-30 05:29:20 +01:00
|
|
|
|
2010-08-20 20:44:09 +02:00
|
|
|
def define_options(parser):
|
2012-04-06 22:47:08 +02:00
|
|
|
# By default, ruby uses the simple timing cpu
|
|
|
|
parser.set_defaults(cpu_type="timing")
|
|
|
|
|
2013-06-27 11:49:49 +02:00
|
|
|
parser.add_option("--ruby-clock", action="store", type="string",
|
|
|
|
default='2GHz',
|
|
|
|
help="Clock for blocks running at Ruby system's speed")
|
|
|
|
|
2014-11-06 12:42:21 +01:00
|
|
|
parser.add_option("--access-backing-store", action="store_true", default=False,
|
|
|
|
help="Should ruby maintain a second copy of memory")
|
|
|
|
|
2013-08-20 18:32:31 +02:00
|
|
|
# Options related to cache structure
|
|
|
|
parser.add_option("--ports", action="store", type="int", default=4,
|
|
|
|
help="used of transitions per cycle which is a proxy \
|
|
|
|
for the number of ports.")
|
|
|
|
|
2010-08-20 20:44:09 +02:00
|
|
|
# ruby network options
|
|
|
|
parser.add_option("--topology", type="string", default="Crossbar",
|
2015-07-04 17:43:47 +02:00
|
|
|
help="check configs/topologies for complete set")
|
2010-08-20 20:44:09 +02:00
|
|
|
parser.add_option("--mesh-rows", type="int", default=1,
|
|
|
|
help="the number of rows in the mesh topology")
|
2013-03-07 04:53:16 +01:00
|
|
|
parser.add_option("--garnet-network", type="choice",
|
|
|
|
choices=['fixed', 'flexible'], help="'fixed'|'flexible'")
|
2011-11-04 23:40:22 +01:00
|
|
|
parser.add_option("--network-fault-model", action="store_true", default=False,
|
|
|
|
help="enable network fault model: see src/mem/ruby/network/fault_model/")
|
2010-08-20 20:44:09 +02:00
|
|
|
|
|
|
|
# ruby mapping options
|
2011-02-07 07:14:19 +01:00
|
|
|
parser.add_option("--numa-high-bit", type="int", default=0,
|
2010-08-20 20:46:13 +02:00
|
|
|
help="high order address bit to use for numa mapping. " \
|
|
|
|
"0 = highest bit, not specified = lowest bit")
|
2010-08-20 20:44:09 +02:00
|
|
|
|
2010-08-20 20:46:14 +02:00
|
|
|
parser.add_option("--recycle-latency", type="int", default=10,
|
|
|
|
help="Recycle latency for ruby controller input buffers")
|
2011-01-03 19:40:31 +01:00
|
|
|
|
2010-08-20 20:44:09 +02:00
|
|
|
protocol = buildEnv['PROTOCOL']
|
|
|
|
exec "import %s" % protocol
|
|
|
|
eval("%s.define_options(parser)" % protocol)
|
|
|
|
|
2014-11-06 12:42:21 +01:00
|
|
|
def setup_memory_controllers(system, ruby, dir_cntrls, options):
|
|
|
|
ruby.block_size_bytes = options.cacheline_size
|
|
|
|
ruby.memory_size_bits = 48
|
|
|
|
block_size_bits = int(math.log(options.cacheline_size, 2))
|
|
|
|
|
|
|
|
if options.numa_high_bit:
|
|
|
|
numa_bit = options.numa_high_bit
|
|
|
|
else:
|
|
|
|
# if the numa_bit is not specified, set the directory bits as the
|
|
|
|
# lowest bits above the block offset bits, and the numa_bit as the
|
|
|
|
# highest of those directory bits
|
|
|
|
dir_bits = int(math.log(options.num_dirs, 2))
|
|
|
|
numa_bit = block_size_bits + dir_bits - 1
|
|
|
|
|
|
|
|
index = 0
|
|
|
|
mem_ctrls = []
|
|
|
|
crossbars = []
|
|
|
|
|
|
|
|
# Sets bits to be used for interleaving. Creates memory controllers
|
|
|
|
# attached to a directory controller. A separate controller is created
|
|
|
|
# for each address range as the abstract memory can handle only one
|
|
|
|
# contiguous address range as of now.
|
|
|
|
for dir_cntrl in dir_cntrls:
|
|
|
|
dir_cntrl.directory.numa_high_bit = numa_bit
|
|
|
|
|
|
|
|
crossbar = None
|
|
|
|
if len(system.mem_ranges) > 1:
|
2015-03-02 10:00:47 +01:00
|
|
|
crossbar = IOXBar()
|
2014-11-06 12:42:21 +01:00
|
|
|
crossbars.append(crossbar)
|
|
|
|
dir_cntrl.memory = crossbar.slave
|
|
|
|
|
|
|
|
for r in system.mem_ranges:
|
|
|
|
mem_ctrl = MemConfig.create_mem_ctrl(
|
|
|
|
MemConfig.get(options.mem_type), r, index, options.num_dirs,
|
|
|
|
int(math.log(options.num_dirs, 2)), options.cacheline_size)
|
|
|
|
|
2016-08-22 17:43:44 +02:00
|
|
|
if options.access_backing_store:
|
|
|
|
mem_ctrl.kvm_map=False
|
|
|
|
|
2014-11-06 12:42:21 +01:00
|
|
|
mem_ctrls.append(mem_ctrl)
|
|
|
|
|
|
|
|
if crossbar != None:
|
|
|
|
mem_ctrl.port = crossbar.master
|
|
|
|
else:
|
|
|
|
mem_ctrl.port = dir_cntrl.memory
|
|
|
|
|
|
|
|
index += 1
|
|
|
|
|
|
|
|
system.mem_ctrls = mem_ctrls
|
|
|
|
|
|
|
|
if len(crossbars) > 0:
|
|
|
|
ruby.crossbars = crossbars
|
|
|
|
|
|
|
|
|
2012-07-11 07:51:53 +02:00
|
|
|
def create_topology(controllers, options):
|
|
|
|
""" Called from create_system in configs/ruby/<protocol>.py
|
|
|
|
Must return an object which is a subclass of BaseTopology
|
|
|
|
found in configs/topologies/BaseTopology.py
|
|
|
|
This is a wrapper for the legacy topologies.
|
|
|
|
"""
|
|
|
|
exec "import %s as Topo" % options.topology
|
|
|
|
topology = eval("Topo.%s(controllers)" % options.topology)
|
|
|
|
return topology
|
|
|
|
|
2014-11-06 12:41:44 +01:00
|
|
|
def create_system(options, full_system, system, piobus = None, dma_ports = []):
|
2010-01-30 05:29:20 +01:00
|
|
|
|
2014-11-06 12:42:21 +01:00
|
|
|
system.ruby = RubySystem()
|
2011-07-01 02:49:26 +02:00
|
|
|
ruby = system.ruby
|
|
|
|
|
2011-04-29 02:18:14 +02:00
|
|
|
# Set the network classes based on the command line options
|
|
|
|
if options.garnet_network == "fixed":
|
2014-03-20 15:14:14 +01:00
|
|
|
NetworkClass = GarnetNetwork_d
|
|
|
|
IntLinkClass = GarnetIntLink_d
|
|
|
|
ExtLinkClass = GarnetExtLink_d
|
|
|
|
RouterClass = GarnetRouter_d
|
|
|
|
InterfaceClass = GarnetNetworkInterface_d
|
|
|
|
|
2011-04-29 02:18:14 +02:00
|
|
|
elif options.garnet_network == "flexible":
|
2014-03-20 15:14:14 +01:00
|
|
|
NetworkClass = GarnetNetwork
|
|
|
|
IntLinkClass = GarnetIntLink
|
|
|
|
ExtLinkClass = GarnetExtLink
|
|
|
|
RouterClass = GarnetRouter
|
|
|
|
InterfaceClass = GarnetNetworkInterface
|
|
|
|
|
2011-04-29 02:18:14 +02:00
|
|
|
else:
|
2014-03-20 15:14:14 +01:00
|
|
|
NetworkClass = SimpleNetwork
|
|
|
|
IntLinkClass = SimpleIntLink
|
|
|
|
ExtLinkClass = SimpleExtLink
|
|
|
|
RouterClass = Switch
|
|
|
|
InterfaceClass = None
|
2012-08-10 20:50:42 +02:00
|
|
|
|
2014-09-01 23:55:47 +02:00
|
|
|
# Instantiate the network object so that the controllers can connect to it.
|
|
|
|
network = NetworkClass(ruby_system = ruby, topology = options.topology,
|
|
|
|
routers = [], ext_links = [], int_links = [], netifs = [])
|
|
|
|
ruby.network = network
|
|
|
|
|
2014-11-24 03:00:47 +01:00
|
|
|
protocol = buildEnv['PROTOCOL']
|
|
|
|
exec "import %s" % protocol
|
2014-09-01 23:55:47 +02:00
|
|
|
try:
|
|
|
|
(cpu_sequencers, dir_cntrls, topology) = \
|
2014-11-24 03:00:47 +01:00
|
|
|
eval("%s.create_system(options, full_system, system, dma_ports,\
|
|
|
|
ruby)"
|
|
|
|
% protocol)
|
2014-09-01 23:55:47 +02:00
|
|
|
except:
|
2014-11-24 03:00:47 +01:00
|
|
|
print "Error: could not create sytem for ruby protocol %s" % protocol
|
2014-09-01 23:55:47 +02:00
|
|
|
raise
|
|
|
|
|
|
|
|
# Create a port proxy for connecting the system port. This is
|
|
|
|
# independent of the protocol and kept in the protocol-agnostic
|
|
|
|
# part (i.e. here).
|
|
|
|
sys_port_proxy = RubyPortProxy(ruby_system = ruby)
|
2016-08-10 16:27:13 +02:00
|
|
|
if piobus is not None:
|
|
|
|
sys_port_proxy.pio_master_port = piobus.slave
|
2014-09-01 23:55:47 +02:00
|
|
|
|
|
|
|
# Give the system port proxy a SimObject parent without creating a
|
|
|
|
# full-fledged controller
|
|
|
|
system.sys_port_proxy = sys_port_proxy
|
|
|
|
|
|
|
|
# Connect the system port for loading of binaries etc
|
|
|
|
system.system_port = system.sys_port_proxy.slave
|
2012-08-10 20:50:42 +02:00
|
|
|
|
2013-09-06 23:21:33 +02:00
|
|
|
# Create the network topology
|
|
|
|
topology.makeTopology(options, network, IntLinkClass, ExtLinkClass,
|
2014-03-20 15:14:14 +01:00
|
|
|
RouterClass)
|
|
|
|
|
ruby: Expose MessageBuffers as SimObjects
Expose MessageBuffers from SLICC controllers as SimObjects that can be
manipulated in Python. This patch has numerous benefits:
1) First and foremost, it exposes MessageBuffers as SimObjects that can be
manipulated in Python code. This allows parameters to be set and checked in
Python code to avoid obfuscating parameters within protocol files. Further, now
as SimObjects, MessageBuffer parameters are printed to config output files as a
way to track parameters across simulations (e.g. buffer sizes)
2) Cleans up special-case code for responseFromMemory buffers, and aligns their
instantiation and use with mandatoryQueue buffers. These two special buffers
are the only MessageBuffers that are exposed to components outside of SLICC
controllers, and they're both slave ends of these buffers. They should be
exposed outside of SLICC in the same way, and this patch does it.
3) Distinguishes buffer-specific parameters from buffer-to-network parameters.
Specifically, buffer size, randomization, ordering, recycle latency, and ports
are all specific to a MessageBuffer, while the virtual network ID and type are
intrinsics of how the buffer is connected to network ports. The former are
specified in the Python object, while the latter are specified in the
controller *.sm files. Unlike buffer-specific parameters, which may need to
change depending on the simulated system structure, buffer-to-network
parameters can be specified statically for most or all different simulated
systems.
2015-08-14 07:19:44 +02:00
|
|
|
if options.garnet_network is None:
|
|
|
|
assert(NetworkClass == SimpleNetwork)
|
|
|
|
assert(RouterClass == Switch)
|
|
|
|
network.setup_buffers()
|
|
|
|
|
2014-03-20 15:14:14 +01:00
|
|
|
if InterfaceClass != None:
|
|
|
|
netifs = [InterfaceClass(id=i) for (i,n) in enumerate(network.ext_links)]
|
|
|
|
network.netifs = netifs
|
2011-04-29 02:18:14 +02:00
|
|
|
|
2011-11-04 23:40:22 +01:00
|
|
|
if options.network_fault_model:
|
|
|
|
assert(options.garnet_network == "fixed")
|
2013-03-22 21:53:22 +01:00
|
|
|
network.enable_fault_model = True
|
|
|
|
network.fault_model = FaultModel()
|
2010-01-30 05:29:20 +01:00
|
|
|
|
2014-11-06 12:42:21 +01:00
|
|
|
setup_memory_controllers(system, ruby, dir_cntrls, options)
|
2014-03-17 23:40:15 +01:00
|
|
|
|
|
|
|
# Connect the cpu sequencers and the piobus
|
|
|
|
if piobus != None:
|
|
|
|
for cpu_seq in cpu_sequencers:
|
|
|
|
cpu_seq.pio_master_port = piobus.slave
|
|
|
|
cpu_seq.mem_master_port = piobus.slave
|
|
|
|
|
|
|
|
if buildEnv['TARGET_ISA'] == "x86":
|
|
|
|
cpu_seq.pio_slave_port = piobus.master
|
|
|
|
|
2015-10-14 07:29:43 +02:00
|
|
|
ruby.number_of_virtual_networks = ruby.network.number_of_virtual_networks
|
2014-03-20 15:14:14 +01:00
|
|
|
ruby._cpu_ports = cpu_sequencers
|
2014-01-10 23:19:47 +01:00
|
|
|
ruby.num_of_sequencers = len(cpu_sequencers)
|
2014-11-06 12:42:21 +01:00
|
|
|
|
2015-01-04 00:51:48 +01:00
|
|
|
# Create a backing copy of physical memory in case required
|
|
|
|
if options.access_backing_store:
|
2015-02-26 16:58:26 +01:00
|
|
|
ruby.access_backing_store = True
|
|
|
|
ruby.phys_mem = SimpleMemory(range=system.mem_ranges[0],
|
2015-01-04 00:51:48 +01:00
|
|
|
in_addr_map=False)
|
|
|
|
|
2014-11-06 12:42:22 +01:00
|
|
|
def send_evicts(options):
|
|
|
|
# currently, 2 scenarios warrant forwarding evictions to the CPU:
|
|
|
|
# 1. The O3 model must keep the LSQ coherent with the caches
|
|
|
|
# 2. The x86 mwait instruction is built on top of coherence invalidations
|
|
|
|
if options.cpu_type == "detailed" or buildEnv['TARGET_ISA'] == 'x86':
|
|
|
|
return True
|
|
|
|
return False
|