2004-07-03 06:16:38 +02:00
|
|
|
# -*- mode:python -*-
|
|
|
|
|
|
|
|
|
|
# Copyright (c) 2004 The Regents of The University of Michigan
|
|
|
|
|
# All rights reserved.
|
|
|
|
|
#
|
|
|
|
|
# Redistribution and use in source and binary forms, with or without
|
|
|
|
|
# modification, are permitted provided that the following conditions are
|
|
|
|
|
# met: redistributions of source code must retain the above copyright
|
|
|
|
|
# notice, this list of conditions and the following disclaimer;
|
|
|
|
|
# redistributions in binary form must reproduce the above copyright
|
|
|
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
|
|
|
# documentation and/or other materials provided with the distribution;
|
|
|
|
|
# neither the name of the copyright holders nor the names of its
|
|
|
|
|
# contributors may be used to endorse or promote products derived from
|
|
|
|
|
# this software without specific prior written permission.
|
|
|
|
|
#
|
|
|
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
|
|
|
|
|
import os
|
|
|
|
|
import sys
|
|
|
|
|
|
|
|
|
|
# This file defines how to build a particular configuration of M5
|
|
|
|
|
# based on variable settings in the 'env' build environment.
|
|
|
|
|
|
|
|
|
|
# Import build environment variable from SConstruct.
|
|
|
|
|
Import('env')
|
|
|
|
|
|
|
|
|
|
###################################################
|
|
|
|
|
#
|
|
|
|
|
# Define needed sources.
|
|
|
|
|
#
|
|
|
|
|
###################################################
|
|
|
|
|
|
|
|
|
|
# Base sources used by all configurations.
|
|
|
|
|
base_sources = Split('''
|
|
|
|
|
arch/alpha/decoder.cc
|
2004-08-20 20:54:07 +02:00
|
|
|
arch/alpha/alpha_full_cpu_exec.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
arch/alpha/fast_cpu_exec.cc
|
|
|
|
|
arch/alpha/simple_cpu_exec.cc
|
|
|
|
|
arch/alpha/full_cpu_exec.cc
|
|
|
|
|
arch/alpha/faults.cc
|
|
|
|
|
arch/alpha/isa_traits.cc
|
|
|
|
|
|
|
|
|
|
base/circlebuf.cc
|
|
|
|
|
base/copyright.cc
|
|
|
|
|
base/cprintf.cc
|
|
|
|
|
base/fast_alloc.cc
|
|
|
|
|
base/fifo_buffer.cc
|
|
|
|
|
base/hostinfo.cc
|
|
|
|
|
base/hybrid_pred.cc
|
|
|
|
|
base/inifile.cc
|
|
|
|
|
base/intmath.cc
|
2004-07-30 16:47:53 +02:00
|
|
|
base/match.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
base/misc.cc
|
|
|
|
|
base/pollevent.cc
|
|
|
|
|
base/python.cc
|
|
|
|
|
base/range.cc
|
|
|
|
|
base/sat_counter.cc
|
|
|
|
|
base/socket.cc
|
|
|
|
|
base/statistics.cc
|
|
|
|
|
base/str.cc
|
|
|
|
|
base/time.cc
|
|
|
|
|
base/trace.cc
|
|
|
|
|
base/traceflags.cc
|
|
|
|
|
base/userinfo.cc
|
|
|
|
|
base/compression/lzss_compression.cc
|
|
|
|
|
base/loader/aout_object.cc
|
|
|
|
|
base/loader/ecoff_object.cc
|
|
|
|
|
base/loader/elf_object.cc
|
|
|
|
|
base/loader/object_file.cc
|
|
|
|
|
base/loader/symtab.cc
|
|
|
|
|
base/stats/events.cc
|
|
|
|
|
base/stats/python.cc
|
|
|
|
|
base/stats/statdb.cc
|
|
|
|
|
base/stats/visit.cc
|
|
|
|
|
base/stats/text.cc
|
|
|
|
|
|
|
|
|
|
cpu/base_cpu.cc
|
2004-08-20 20:54:07 +02:00
|
|
|
cpu/base_dyn_inst.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
cpu/exec_context.cc
|
|
|
|
|
cpu/exetrace.cc
|
|
|
|
|
cpu/pc_event.cc
|
|
|
|
|
cpu/static_inst.cc
|
Update to make multiple instruction issue and different latencies work.
Also change to ref counted DynInst.
SConscript:
Add branch predictor, BTB, load store queue, and storesets.
arch/isa_parser.py:
Specify the template parameter for AlphaDynInst
base/traceflags.py:
Add load store queue, store set, and mem dependence unit to the
list of trace flags.
cpu/base_dyn_inst.cc:
Change formating, add in debug statement.
cpu/base_dyn_inst.hh:
Change DynInst to be RefCounted, add flag to clear whether or not this
instruction can commit. This is likely to be removed in the future.
cpu/beta_cpu/alpha_dyn_inst.cc:
AlphaDynInst has been changed to be templated, so now this CC file
is just used to force instantiations of AlphaDynInst.
cpu/beta_cpu/alpha_dyn_inst.hh:
Changed AlphaDynInst to be templated on Impl. Removed some unnecessary
functions.
cpu/beta_cpu/alpha_full_cpu.cc:
AlphaFullCPU has been changed to be templated, so this CC file is now
just used to force instantation of AlphaFullCPU.
cpu/beta_cpu/alpha_full_cpu.hh:
Change AlphaFullCPU to be templated on Impl.
cpu/beta_cpu/alpha_impl.hh:
Update it to reflect AlphaDynInst and AlphaFullCPU being templated
on Impl. Also removed time buffers from here, as they are really
a part of the CPU and are thus in the CPU policy now.
cpu/beta_cpu/alpha_params.hh:
Make AlphaSimpleParams inherit from the BaseFullCPU so that it doesn't
need to specifically declare any parameters that are already in the
BaseFullCPU.
cpu/beta_cpu/comm.hh:
Changed the structure of the time buffer communication structs. Now
they include the size of the packet of instructions it is sending.
Added some parameters to the backwards communication struct, mainly
for squashing.
cpu/beta_cpu/commit.hh:
Update typenames to reflect change in location of time buffer structs.
Update DynInst to DynInstPtr (it is refcounted now).
cpu/beta_cpu/commit_impl.hh:
Formatting changes mainly. Also sends back proper information
on branch mispredicts so that the bpred unit can update itself.
Updated behavior for non-speculative instructions (stores, any
other non-spec instructions): once they reach the head of the ROB,
the ROB signals back to the IQ that it can go ahead and issue the
non-speculative instruction. The instruction itself is updated so that
commit won't try to commit it again until it is done executing.
cpu/beta_cpu/cpu_policy.hh:
Added branch prediction unit, mem dependence prediction unit, load
store queue. Moved time buffer structs from AlphaSimpleImpl to here.
cpu/beta_cpu/decode.hh:
Changed typedefs to reflect change in location of time buffer structs
and also the change from DynInst to ref counted DynInstPtr.
cpu/beta_cpu/decode_impl.hh:
Continues to buffer instructions even while unblocking now. Changed
how it loops through groups of instructions so it can properly block
during the middle of a group of instructions.
cpu/beta_cpu/fetch.hh:
Changed typedefs to reflect change in location of time buffer structs
and the change to ref counted DynInsts. Also added in branch
brediction unit.
cpu/beta_cpu/fetch_impl.hh:
Add in branch prediction. Changed how fetch checks inputs and its
current state to make for easier logic.
cpu/beta_cpu/free_list.cc:
Changed int regs and float regs to logically use one flat namespace.
Future change will be moving them to a single scoreboard to conserve
space.
cpu/beta_cpu/free_list.hh:
Mostly debugging statements. Might be removed for performance in future.
cpu/beta_cpu/full_cpu.cc:
Added in some debugging statements. Updated BaseFullCPU to take
a params object.
cpu/beta_cpu/full_cpu.hh:
Added params class within BaseCPU that other param classes will be
able to inherit from. Updated typedefs to reflect change in location
of time buffer structs and ref counted DynInst.
cpu/beta_cpu/iew.hh:
Updated typedefs to reflect change in location of time buffer structs
and use of ref counted DynInsts.
cpu/beta_cpu/iew_impl.hh:
Added in load store queue, updated iew to be able to execute non-
speculative instructions, instead of having them execute in commit.
cpu/beta_cpu/inst_queue.hh:
Updated change to ref counted DynInsts. Changed inst queue to hold
non-speculative instructions as well, which are issued only when
commit signals backwards that a nonspeculative instruction is at
the head of the ROB.
cpu/beta_cpu/inst_queue_impl.hh:
Updated to allow for non-speculative instructions to be in the inst
queue. Also added some debug functions.
cpu/beta_cpu/regfile.hh:
Added debugging statements, changed formatting.
cpu/beta_cpu/rename.hh:
Updated typedefs, added some functions to clean up code.
cpu/beta_cpu/rename_impl.hh:
Moved some code into functions to make it easier to read.
cpu/beta_cpu/rename_map.cc:
Changed int and float reg behavior to use a single flat namespace. In
the future, the rename maps can be combined to a single rename map to
save space.
cpu/beta_cpu/rename_map.hh:
Added destructor.
cpu/beta_cpu/rob.hh:
Updated it with change from DynInst to ref counted DynInst.
cpu/beta_cpu/rob_impl.hh:
Formatting, updated to use ref counted DynInst.
cpu/static_inst.hh:
Updated forward declaration for AlphaDynInst now that it is templated.
--HG--
extra : convert_revision : 1045f240ee9b6a4bd368e1806aca029ebbdc6dd3
2004-09-23 20:06:03 +02:00
|
|
|
cpu/beta_cpu/2bit_local_pred.cc
|
2004-08-20 20:54:07 +02:00
|
|
|
cpu/beta_cpu/alpha_dyn_inst.cc
|
|
|
|
|
cpu/beta_cpu/alpha_full_cpu.cc
|
Update to make multiple instruction issue and different latencies work.
Also change to ref counted DynInst.
SConscript:
Add branch predictor, BTB, load store queue, and storesets.
arch/isa_parser.py:
Specify the template parameter for AlphaDynInst
base/traceflags.py:
Add load store queue, store set, and mem dependence unit to the
list of trace flags.
cpu/base_dyn_inst.cc:
Change formating, add in debug statement.
cpu/base_dyn_inst.hh:
Change DynInst to be RefCounted, add flag to clear whether or not this
instruction can commit. This is likely to be removed in the future.
cpu/beta_cpu/alpha_dyn_inst.cc:
AlphaDynInst has been changed to be templated, so now this CC file
is just used to force instantiations of AlphaDynInst.
cpu/beta_cpu/alpha_dyn_inst.hh:
Changed AlphaDynInst to be templated on Impl. Removed some unnecessary
functions.
cpu/beta_cpu/alpha_full_cpu.cc:
AlphaFullCPU has been changed to be templated, so this CC file is now
just used to force instantation of AlphaFullCPU.
cpu/beta_cpu/alpha_full_cpu.hh:
Change AlphaFullCPU to be templated on Impl.
cpu/beta_cpu/alpha_impl.hh:
Update it to reflect AlphaDynInst and AlphaFullCPU being templated
on Impl. Also removed time buffers from here, as they are really
a part of the CPU and are thus in the CPU policy now.
cpu/beta_cpu/alpha_params.hh:
Make AlphaSimpleParams inherit from the BaseFullCPU so that it doesn't
need to specifically declare any parameters that are already in the
BaseFullCPU.
cpu/beta_cpu/comm.hh:
Changed the structure of the time buffer communication structs. Now
they include the size of the packet of instructions it is sending.
Added some parameters to the backwards communication struct, mainly
for squashing.
cpu/beta_cpu/commit.hh:
Update typenames to reflect change in location of time buffer structs.
Update DynInst to DynInstPtr (it is refcounted now).
cpu/beta_cpu/commit_impl.hh:
Formatting changes mainly. Also sends back proper information
on branch mispredicts so that the bpred unit can update itself.
Updated behavior for non-speculative instructions (stores, any
other non-spec instructions): once they reach the head of the ROB,
the ROB signals back to the IQ that it can go ahead and issue the
non-speculative instruction. The instruction itself is updated so that
commit won't try to commit it again until it is done executing.
cpu/beta_cpu/cpu_policy.hh:
Added branch prediction unit, mem dependence prediction unit, load
store queue. Moved time buffer structs from AlphaSimpleImpl to here.
cpu/beta_cpu/decode.hh:
Changed typedefs to reflect change in location of time buffer structs
and also the change from DynInst to ref counted DynInstPtr.
cpu/beta_cpu/decode_impl.hh:
Continues to buffer instructions even while unblocking now. Changed
how it loops through groups of instructions so it can properly block
during the middle of a group of instructions.
cpu/beta_cpu/fetch.hh:
Changed typedefs to reflect change in location of time buffer structs
and the change to ref counted DynInsts. Also added in branch
brediction unit.
cpu/beta_cpu/fetch_impl.hh:
Add in branch prediction. Changed how fetch checks inputs and its
current state to make for easier logic.
cpu/beta_cpu/free_list.cc:
Changed int regs and float regs to logically use one flat namespace.
Future change will be moving them to a single scoreboard to conserve
space.
cpu/beta_cpu/free_list.hh:
Mostly debugging statements. Might be removed for performance in future.
cpu/beta_cpu/full_cpu.cc:
Added in some debugging statements. Updated BaseFullCPU to take
a params object.
cpu/beta_cpu/full_cpu.hh:
Added params class within BaseCPU that other param classes will be
able to inherit from. Updated typedefs to reflect change in location
of time buffer structs and ref counted DynInst.
cpu/beta_cpu/iew.hh:
Updated typedefs to reflect change in location of time buffer structs
and use of ref counted DynInsts.
cpu/beta_cpu/iew_impl.hh:
Added in load store queue, updated iew to be able to execute non-
speculative instructions, instead of having them execute in commit.
cpu/beta_cpu/inst_queue.hh:
Updated change to ref counted DynInsts. Changed inst queue to hold
non-speculative instructions as well, which are issued only when
commit signals backwards that a nonspeculative instruction is at
the head of the ROB.
cpu/beta_cpu/inst_queue_impl.hh:
Updated to allow for non-speculative instructions to be in the inst
queue. Also added some debug functions.
cpu/beta_cpu/regfile.hh:
Added debugging statements, changed formatting.
cpu/beta_cpu/rename.hh:
Updated typedefs, added some functions to clean up code.
cpu/beta_cpu/rename_impl.hh:
Moved some code into functions to make it easier to read.
cpu/beta_cpu/rename_map.cc:
Changed int and float reg behavior to use a single flat namespace. In
the future, the rename maps can be combined to a single rename map to
save space.
cpu/beta_cpu/rename_map.hh:
Added destructor.
cpu/beta_cpu/rob.hh:
Updated it with change from DynInst to ref counted DynInst.
cpu/beta_cpu/rob_impl.hh:
Formatting, updated to use ref counted DynInst.
cpu/static_inst.hh:
Updated forward declaration for AlphaDynInst now that it is templated.
--HG--
extra : convert_revision : 1045f240ee9b6a4bd368e1806aca029ebbdc6dd3
2004-09-23 20:06:03 +02:00
|
|
|
cpu/beta_cpu/alpha_full_cpu_builder.cc
|
|
|
|
|
cpu/beta_cpu/bpred_unit.cc
|
|
|
|
|
cpu/beta_cpu/btb.cc
|
2004-08-20 20:54:07 +02:00
|
|
|
cpu/beta_cpu/commit.cc
|
|
|
|
|
cpu/beta_cpu/decode.cc
|
|
|
|
|
cpu/beta_cpu/fetch.cc
|
|
|
|
|
cpu/beta_cpu/free_list.cc
|
|
|
|
|
cpu/beta_cpu/full_cpu.cc
|
|
|
|
|
cpu/beta_cpu/iew.cc
|
|
|
|
|
cpu/beta_cpu/inst_queue.cc
|
Update to make multiple instruction issue and different latencies work.
Also change to ref counted DynInst.
SConscript:
Add branch predictor, BTB, load store queue, and storesets.
arch/isa_parser.py:
Specify the template parameter for AlphaDynInst
base/traceflags.py:
Add load store queue, store set, and mem dependence unit to the
list of trace flags.
cpu/base_dyn_inst.cc:
Change formating, add in debug statement.
cpu/base_dyn_inst.hh:
Change DynInst to be RefCounted, add flag to clear whether or not this
instruction can commit. This is likely to be removed in the future.
cpu/beta_cpu/alpha_dyn_inst.cc:
AlphaDynInst has been changed to be templated, so now this CC file
is just used to force instantiations of AlphaDynInst.
cpu/beta_cpu/alpha_dyn_inst.hh:
Changed AlphaDynInst to be templated on Impl. Removed some unnecessary
functions.
cpu/beta_cpu/alpha_full_cpu.cc:
AlphaFullCPU has been changed to be templated, so this CC file is now
just used to force instantation of AlphaFullCPU.
cpu/beta_cpu/alpha_full_cpu.hh:
Change AlphaFullCPU to be templated on Impl.
cpu/beta_cpu/alpha_impl.hh:
Update it to reflect AlphaDynInst and AlphaFullCPU being templated
on Impl. Also removed time buffers from here, as they are really
a part of the CPU and are thus in the CPU policy now.
cpu/beta_cpu/alpha_params.hh:
Make AlphaSimpleParams inherit from the BaseFullCPU so that it doesn't
need to specifically declare any parameters that are already in the
BaseFullCPU.
cpu/beta_cpu/comm.hh:
Changed the structure of the time buffer communication structs. Now
they include the size of the packet of instructions it is sending.
Added some parameters to the backwards communication struct, mainly
for squashing.
cpu/beta_cpu/commit.hh:
Update typenames to reflect change in location of time buffer structs.
Update DynInst to DynInstPtr (it is refcounted now).
cpu/beta_cpu/commit_impl.hh:
Formatting changes mainly. Also sends back proper information
on branch mispredicts so that the bpred unit can update itself.
Updated behavior for non-speculative instructions (stores, any
other non-spec instructions): once they reach the head of the ROB,
the ROB signals back to the IQ that it can go ahead and issue the
non-speculative instruction. The instruction itself is updated so that
commit won't try to commit it again until it is done executing.
cpu/beta_cpu/cpu_policy.hh:
Added branch prediction unit, mem dependence prediction unit, load
store queue. Moved time buffer structs from AlphaSimpleImpl to here.
cpu/beta_cpu/decode.hh:
Changed typedefs to reflect change in location of time buffer structs
and also the change from DynInst to ref counted DynInstPtr.
cpu/beta_cpu/decode_impl.hh:
Continues to buffer instructions even while unblocking now. Changed
how it loops through groups of instructions so it can properly block
during the middle of a group of instructions.
cpu/beta_cpu/fetch.hh:
Changed typedefs to reflect change in location of time buffer structs
and the change to ref counted DynInsts. Also added in branch
brediction unit.
cpu/beta_cpu/fetch_impl.hh:
Add in branch prediction. Changed how fetch checks inputs and its
current state to make for easier logic.
cpu/beta_cpu/free_list.cc:
Changed int regs and float regs to logically use one flat namespace.
Future change will be moving them to a single scoreboard to conserve
space.
cpu/beta_cpu/free_list.hh:
Mostly debugging statements. Might be removed for performance in future.
cpu/beta_cpu/full_cpu.cc:
Added in some debugging statements. Updated BaseFullCPU to take
a params object.
cpu/beta_cpu/full_cpu.hh:
Added params class within BaseCPU that other param classes will be
able to inherit from. Updated typedefs to reflect change in location
of time buffer structs and ref counted DynInst.
cpu/beta_cpu/iew.hh:
Updated typedefs to reflect change in location of time buffer structs
and use of ref counted DynInsts.
cpu/beta_cpu/iew_impl.hh:
Added in load store queue, updated iew to be able to execute non-
speculative instructions, instead of having them execute in commit.
cpu/beta_cpu/inst_queue.hh:
Updated change to ref counted DynInsts. Changed inst queue to hold
non-speculative instructions as well, which are issued only when
commit signals backwards that a nonspeculative instruction is at
the head of the ROB.
cpu/beta_cpu/inst_queue_impl.hh:
Updated to allow for non-speculative instructions to be in the inst
queue. Also added some debug functions.
cpu/beta_cpu/regfile.hh:
Added debugging statements, changed formatting.
cpu/beta_cpu/rename.hh:
Updated typedefs, added some functions to clean up code.
cpu/beta_cpu/rename_impl.hh:
Moved some code into functions to make it easier to read.
cpu/beta_cpu/rename_map.cc:
Changed int and float reg behavior to use a single flat namespace. In
the future, the rename maps can be combined to a single rename map to
save space.
cpu/beta_cpu/rename_map.hh:
Added destructor.
cpu/beta_cpu/rob.hh:
Updated it with change from DynInst to ref counted DynInst.
cpu/beta_cpu/rob_impl.hh:
Formatting, updated to use ref counted DynInst.
cpu/static_inst.hh:
Updated forward declaration for AlphaDynInst now that it is templated.
--HG--
extra : convert_revision : 1045f240ee9b6a4bd368e1806aca029ebbdc6dd3
2004-09-23 20:06:03 +02:00
|
|
|
cpu/beta_cpu/ldstq.cc
|
|
|
|
|
cpu/beta_cpu/mem_dep_unit.cc
|
2004-08-20 20:54:07 +02:00
|
|
|
cpu/beta_cpu/rename.cc
|
|
|
|
|
cpu/beta_cpu/rename_map.cc
|
|
|
|
|
cpu/beta_cpu/rob.cc
|
Update to make multiple instruction issue and different latencies work.
Also change to ref counted DynInst.
SConscript:
Add branch predictor, BTB, load store queue, and storesets.
arch/isa_parser.py:
Specify the template parameter for AlphaDynInst
base/traceflags.py:
Add load store queue, store set, and mem dependence unit to the
list of trace flags.
cpu/base_dyn_inst.cc:
Change formating, add in debug statement.
cpu/base_dyn_inst.hh:
Change DynInst to be RefCounted, add flag to clear whether or not this
instruction can commit. This is likely to be removed in the future.
cpu/beta_cpu/alpha_dyn_inst.cc:
AlphaDynInst has been changed to be templated, so now this CC file
is just used to force instantiations of AlphaDynInst.
cpu/beta_cpu/alpha_dyn_inst.hh:
Changed AlphaDynInst to be templated on Impl. Removed some unnecessary
functions.
cpu/beta_cpu/alpha_full_cpu.cc:
AlphaFullCPU has been changed to be templated, so this CC file is now
just used to force instantation of AlphaFullCPU.
cpu/beta_cpu/alpha_full_cpu.hh:
Change AlphaFullCPU to be templated on Impl.
cpu/beta_cpu/alpha_impl.hh:
Update it to reflect AlphaDynInst and AlphaFullCPU being templated
on Impl. Also removed time buffers from here, as they are really
a part of the CPU and are thus in the CPU policy now.
cpu/beta_cpu/alpha_params.hh:
Make AlphaSimpleParams inherit from the BaseFullCPU so that it doesn't
need to specifically declare any parameters that are already in the
BaseFullCPU.
cpu/beta_cpu/comm.hh:
Changed the structure of the time buffer communication structs. Now
they include the size of the packet of instructions it is sending.
Added some parameters to the backwards communication struct, mainly
for squashing.
cpu/beta_cpu/commit.hh:
Update typenames to reflect change in location of time buffer structs.
Update DynInst to DynInstPtr (it is refcounted now).
cpu/beta_cpu/commit_impl.hh:
Formatting changes mainly. Also sends back proper information
on branch mispredicts so that the bpred unit can update itself.
Updated behavior for non-speculative instructions (stores, any
other non-spec instructions): once they reach the head of the ROB,
the ROB signals back to the IQ that it can go ahead and issue the
non-speculative instruction. The instruction itself is updated so that
commit won't try to commit it again until it is done executing.
cpu/beta_cpu/cpu_policy.hh:
Added branch prediction unit, mem dependence prediction unit, load
store queue. Moved time buffer structs from AlphaSimpleImpl to here.
cpu/beta_cpu/decode.hh:
Changed typedefs to reflect change in location of time buffer structs
and also the change from DynInst to ref counted DynInstPtr.
cpu/beta_cpu/decode_impl.hh:
Continues to buffer instructions even while unblocking now. Changed
how it loops through groups of instructions so it can properly block
during the middle of a group of instructions.
cpu/beta_cpu/fetch.hh:
Changed typedefs to reflect change in location of time buffer structs
and the change to ref counted DynInsts. Also added in branch
brediction unit.
cpu/beta_cpu/fetch_impl.hh:
Add in branch prediction. Changed how fetch checks inputs and its
current state to make for easier logic.
cpu/beta_cpu/free_list.cc:
Changed int regs and float regs to logically use one flat namespace.
Future change will be moving them to a single scoreboard to conserve
space.
cpu/beta_cpu/free_list.hh:
Mostly debugging statements. Might be removed for performance in future.
cpu/beta_cpu/full_cpu.cc:
Added in some debugging statements. Updated BaseFullCPU to take
a params object.
cpu/beta_cpu/full_cpu.hh:
Added params class within BaseCPU that other param classes will be
able to inherit from. Updated typedefs to reflect change in location
of time buffer structs and ref counted DynInst.
cpu/beta_cpu/iew.hh:
Updated typedefs to reflect change in location of time buffer structs
and use of ref counted DynInsts.
cpu/beta_cpu/iew_impl.hh:
Added in load store queue, updated iew to be able to execute non-
speculative instructions, instead of having them execute in commit.
cpu/beta_cpu/inst_queue.hh:
Updated change to ref counted DynInsts. Changed inst queue to hold
non-speculative instructions as well, which are issued only when
commit signals backwards that a nonspeculative instruction is at
the head of the ROB.
cpu/beta_cpu/inst_queue_impl.hh:
Updated to allow for non-speculative instructions to be in the inst
queue. Also added some debug functions.
cpu/beta_cpu/regfile.hh:
Added debugging statements, changed formatting.
cpu/beta_cpu/rename.hh:
Updated typedefs, added some functions to clean up code.
cpu/beta_cpu/rename_impl.hh:
Moved some code into functions to make it easier to read.
cpu/beta_cpu/rename_map.cc:
Changed int and float reg behavior to use a single flat namespace. In
the future, the rename maps can be combined to a single rename map to
save space.
cpu/beta_cpu/rename_map.hh:
Added destructor.
cpu/beta_cpu/rob.hh:
Updated it with change from DynInst to ref counted DynInst.
cpu/beta_cpu/rob_impl.hh:
Formatting, updated to use ref counted DynInst.
cpu/static_inst.hh:
Updated forward declaration for AlphaDynInst now that it is templated.
--HG--
extra : convert_revision : 1045f240ee9b6a4bd368e1806aca029ebbdc6dd3
2004-09-23 20:06:03 +02:00
|
|
|
cpu/beta_cpu/store_set.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
cpu/fast_cpu/fast_cpu.cc
|
|
|
|
|
cpu/full_cpu/bpred.cc
|
|
|
|
|
cpu/full_cpu/commit.cc
|
|
|
|
|
cpu/full_cpu/create_vector.cc
|
|
|
|
|
cpu/full_cpu/cv_spec_state.cc
|
|
|
|
|
cpu/full_cpu/dd_queue.cc
|
|
|
|
|
cpu/full_cpu/dep_link.cc
|
|
|
|
|
cpu/full_cpu/dispatch.cc
|
|
|
|
|
cpu/full_cpu/dyn_inst.cc
|
|
|
|
|
cpu/full_cpu/execute.cc
|
|
|
|
|
cpu/full_cpu/fetch.cc
|
|
|
|
|
cpu/full_cpu/floss_reasons.cc
|
|
|
|
|
cpu/full_cpu/fu_pool.cc
|
|
|
|
|
cpu/full_cpu/full_cpu.cc
|
|
|
|
|
cpu/full_cpu/inst_fifo.cc
|
|
|
|
|
cpu/full_cpu/instpipe.cc
|
|
|
|
|
cpu/full_cpu/issue.cc
|
|
|
|
|
cpu/full_cpu/ls_queue.cc
|
|
|
|
|
cpu/full_cpu/machine_queue.cc
|
|
|
|
|
cpu/full_cpu/pipetrace.cc
|
|
|
|
|
cpu/full_cpu/readyq.cc
|
|
|
|
|
cpu/full_cpu/reg_info.cc
|
|
|
|
|
cpu/full_cpu/rob_station.cc
|
|
|
|
|
cpu/full_cpu/spec_memory.cc
|
|
|
|
|
cpu/full_cpu/spec_state.cc
|
|
|
|
|
cpu/full_cpu/storebuffer.cc
|
|
|
|
|
cpu/full_cpu/writeback.cc
|
|
|
|
|
cpu/full_cpu/iq/iq_station.cc
|
|
|
|
|
cpu/full_cpu/iq/iqueue.cc
|
|
|
|
|
cpu/full_cpu/iq/segmented/chain_info.cc
|
|
|
|
|
cpu/full_cpu/iq/segmented/chain_wire.cc
|
|
|
|
|
cpu/full_cpu/iq/segmented/iq_seg.cc
|
|
|
|
|
cpu/full_cpu/iq/segmented/iq_segmented.cc
|
|
|
|
|
cpu/full_cpu/iq/segmented/seg_chain.cc
|
|
|
|
|
cpu/full_cpu/iq/seznec/iq_seznec.cc
|
|
|
|
|
cpu/full_cpu/iq/standard/iq_standard.cc
|
|
|
|
|
cpu/sampling_cpu/sampling_cpu.cc
|
|
|
|
|
cpu/simple_cpu/simple_cpu.cc
|
|
|
|
|
cpu/trace/reader/mem_trace_reader.cc
|
|
|
|
|
cpu/trace/reader/ibm_reader.cc
|
|
|
|
|
cpu/trace/reader/itx_reader.cc
|
|
|
|
|
cpu/trace/reader/m5_reader.cc
|
|
|
|
|
|
|
|
|
|
mem/base_hier.cc
|
|
|
|
|
mem/base_mem.cc
|
|
|
|
|
mem/hier_params.cc
|
|
|
|
|
mem/mem_cmd.cc
|
|
|
|
|
mem/mem_debug.cc
|
|
|
|
|
mem/mem_req.cc
|
|
|
|
|
mem/memory_interface.cc
|
|
|
|
|
mem/bus/base_interface.cc
|
|
|
|
|
mem/bus/bus.cc
|
|
|
|
|
mem/bus/bus_bridge.cc
|
|
|
|
|
mem/bus/bus_bridge_master.cc
|
|
|
|
|
mem/bus/bus_bridge_slave.cc
|
|
|
|
|
mem/bus/bus_interface.cc
|
|
|
|
|
mem/bus/dma_bus_interface.cc
|
|
|
|
|
mem/bus/dma_interface.cc
|
|
|
|
|
mem/bus/master_interface.cc
|
|
|
|
|
mem/bus/slave_interface.cc
|
|
|
|
|
mem/cache/base_cache.cc
|
|
|
|
|
mem/cache/cache.cc
|
|
|
|
|
mem/cache/cache_builder.cc
|
|
|
|
|
mem/cache/coherence/coherence_protocol.cc
|
|
|
|
|
mem/cache/coherence/uni_coherence.cc
|
|
|
|
|
mem/cache/miss/blocking_buffer.cc
|
|
|
|
|
mem/cache/miss/miss_queue.cc
|
|
|
|
|
mem/cache/miss/mshr.cc
|
|
|
|
|
mem/cache/miss/mshr_queue.cc
|
|
|
|
|
mem/cache/tags/base_tags.cc
|
|
|
|
|
mem/cache/tags/cache_tags.cc
|
|
|
|
|
mem/cache/tags/fa_lru.cc
|
|
|
|
|
mem/cache/tags/iic.cc
|
|
|
|
|
mem/cache/tags/lru.cc
|
2004-07-11 03:57:59 +02:00
|
|
|
mem/cache/tags/split.cc
|
|
|
|
|
mem/cache/tags/split_lifo.cc
|
|
|
|
|
mem/cache/tags/split_lru.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
mem/cache/tags/repl/gen.cc
|
|
|
|
|
mem/cache/tags/repl/repl.cc
|
|
|
|
|
mem/functional_mem/functional_memory.cc
|
|
|
|
|
mem/functional_mem/main_memory.cc
|
|
|
|
|
mem/timing_mem/base_memory.cc
|
|
|
|
|
mem/timing_mem/memory_builder.cc
|
|
|
|
|
mem/timing_mem/simple_mem_bank.cc
|
|
|
|
|
mem/trace/mem_trace_writer.cc
|
|
|
|
|
mem/trace/m5_writer.cc
|
|
|
|
|
|
|
|
|
|
sim/builder.cc
|
|
|
|
|
sim/configfile.cc
|
|
|
|
|
sim/debug.cc
|
|
|
|
|
sim/eventq.cc
|
|
|
|
|
sim/main.cc
|
|
|
|
|
sim/param.cc
|
|
|
|
|
sim/profile.cc
|
|
|
|
|
sim/serialize.cc
|
|
|
|
|
sim/sim_events.cc
|
|
|
|
|
sim/sim_exit.cc
|
|
|
|
|
sim/sim_init.cc
|
|
|
|
|
sim/sim_object.cc
|
|
|
|
|
sim/stat_context.cc
|
|
|
|
|
sim/stat_control.cc
|
|
|
|
|
sim/sw_context.cc
|
|
|
|
|
sim/trace_context.cc
|
|
|
|
|
sim/universe.cc
|
2004-08-05 11:03:47 +02:00
|
|
|
sim/pyconfig/pyconfig.cc
|
|
|
|
|
sim/pyconfig/code.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
''')
|
|
|
|
|
|
2004-08-05 11:03:47 +02:00
|
|
|
base_obj_desc_files = Split('''
|
|
|
|
|
cpu/full_cpu/iq/segmented/SegmentedIQ.od
|
|
|
|
|
cpu/full_cpu/iq/seznec/SeznecIQ.od
|
|
|
|
|
cpu/full_cpu/iq/standard/StandardIQ.od
|
|
|
|
|
cpu/full_cpu/iq/BaseIQ.od
|
|
|
|
|
cpu/full_cpu/BranchPred.od
|
|
|
|
|
cpu/full_cpu/FUDesc.od
|
|
|
|
|
cpu/full_cpu/FullCPU.od
|
|
|
|
|
cpu/full_cpu/FuncUnitPool.od
|
|
|
|
|
cpu/full_cpu/OpDesc.od
|
|
|
|
|
cpu/full_cpu/PipeTrace.od
|
|
|
|
|
cpu/sampling_cpu/SamplingCPU.od
|
|
|
|
|
cpu/simple_cpu/SimpleCPU.od
|
|
|
|
|
cpu/BaseCPU.od
|
|
|
|
|
cpu/IntrControl.od
|
|
|
|
|
mem/bus/Bus.od
|
|
|
|
|
mem/bus/BusBridge.od
|
|
|
|
|
mem/cache/coherence/CoherenceProtocol.od
|
|
|
|
|
mem/cache/tags/repl/GenRepl.od
|
|
|
|
|
mem/cache/tags/repl/Repl.od
|
|
|
|
|
mem/cache/BaseCache.od
|
|
|
|
|
mem/functional_mem/FunctionalMemory.od
|
|
|
|
|
mem/functional_mem/MainMemory.od
|
|
|
|
|
mem/functional_mem/MemoryController.od
|
|
|
|
|
mem/functional_mem/PhysicalMemory.od
|
|
|
|
|
mem/timing_mem/BaseMemory.od
|
|
|
|
|
mem/BaseHier.od
|
|
|
|
|
mem/BaseMem.od
|
|
|
|
|
mem/HierParams.od
|
|
|
|
|
''')
|
|
|
|
|
|
|
|
|
|
|
2004-07-03 06:16:38 +02:00
|
|
|
# MySql sources
|
|
|
|
|
mysql_sources = Split('''
|
|
|
|
|
base/mysql.cc
|
|
|
|
|
base/stats/mysql.cc
|
|
|
|
|
''')
|
|
|
|
|
|
|
|
|
|
# Full-system sources
|
|
|
|
|
full_system_sources = Split('''
|
|
|
|
|
arch/alpha/alpha_memory.cc
|
|
|
|
|
arch/alpha/arguments.cc
|
|
|
|
|
arch/alpha/ev5.cc
|
|
|
|
|
arch/alpha/osfpal.cc
|
|
|
|
|
arch/alpha/pseudo_inst.cc
|
|
|
|
|
arch/alpha/vtophys.cc
|
|
|
|
|
|
|
|
|
|
base/inet.cc
|
|
|
|
|
base/remote_gdb.cc
|
|
|
|
|
|
|
|
|
|
cpu/intr_control.cc
|
|
|
|
|
|
|
|
|
|
dev/alpha_console.cc
|
|
|
|
|
dev/baddev.cc
|
|
|
|
|
dev/simconsole.cc
|
|
|
|
|
dev/disk_image.cc
|
|
|
|
|
dev/dma.cc
|
2004-07-08 15:05:26 +02:00
|
|
|
dev/etherbus.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
dev/etherdump.cc
|
|
|
|
|
dev/etherint.cc
|
|
|
|
|
dev/etherlink.cc
|
|
|
|
|
dev/etherpkt.cc
|
|
|
|
|
dev/ethertap.cc
|
|
|
|
|
dev/ide_ctrl.cc
|
|
|
|
|
dev/ide_disk.cc
|
|
|
|
|
dev/io_device.cc
|
|
|
|
|
dev/ns_gige.cc
|
|
|
|
|
dev/etherdev.cc
|
|
|
|
|
dev/pciconfigall.cc
|
|
|
|
|
dev/pcidev.cc
|
|
|
|
|
dev/scsi.cc
|
|
|
|
|
dev/scsi_ctrl.cc
|
|
|
|
|
dev/scsi_disk.cc
|
|
|
|
|
dev/scsi_none.cc
|
|
|
|
|
dev/simple_disk.cc
|
|
|
|
|
dev/tlaser_clock.cc
|
|
|
|
|
dev/tlaser_ipi.cc
|
|
|
|
|
dev/tlaser_mbox.cc
|
|
|
|
|
dev/tlaser_mc146818.cc
|
|
|
|
|
dev/tlaser_node.cc
|
|
|
|
|
dev/tlaser_pcia.cc
|
|
|
|
|
dev/tlaser_pcidev.cc
|
|
|
|
|
dev/tlaser_serial.cc
|
|
|
|
|
dev/turbolaser.cc
|
|
|
|
|
dev/tsunami.cc
|
|
|
|
|
dev/tsunami_cchip.cc
|
|
|
|
|
dev/tsunami_fake.cc
|
|
|
|
|
dev/tsunami_io.cc
|
|
|
|
|
dev/tsunami_pchip.cc
|
|
|
|
|
dev/uart.cc
|
|
|
|
|
|
|
|
|
|
kern/kernel_stats.cc
|
|
|
|
|
kern/system_events.cc
|
|
|
|
|
kern/linux/linux_events.cc
|
|
|
|
|
kern/linux/linux_syscalls.cc
|
|
|
|
|
kern/linux/linux_system.cc
|
2004-07-31 03:14:05 +02:00
|
|
|
kern/linux/printk.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
kern/tru64/dump_mbuf.cc
|
|
|
|
|
kern/tru64/printf.cc
|
|
|
|
|
kern/tru64/tru64_events.cc
|
|
|
|
|
kern/tru64/tru64_syscalls.cc
|
|
|
|
|
kern/tru64/tru64_system.cc
|
|
|
|
|
|
|
|
|
|
mem/functional_mem/memory_control.cc
|
|
|
|
|
mem/functional_mem/physical_memory.cc
|
|
|
|
|
dev/platform.cc
|
|
|
|
|
|
|
|
|
|
sim/system.cc
|
|
|
|
|
''')
|
|
|
|
|
|
2004-08-05 11:03:47 +02:00
|
|
|
full_system_obj_desc_files = Split('''
|
|
|
|
|
arch/alpha/AlphaDTB.od
|
|
|
|
|
arch/alpha/AlphaITB.od
|
|
|
|
|
arch/alpha/AlphaTLB.od
|
|
|
|
|
dev/AlphaConsole.od
|
|
|
|
|
dev/ConsoleListener.od
|
|
|
|
|
dev/CowDiskImage.od
|
|
|
|
|
dev/DiskImage.od
|
|
|
|
|
dev/DmaDevice.od
|
|
|
|
|
dev/DmaEngine.od
|
|
|
|
|
dev/EtherBus.od
|
|
|
|
|
dev/EtherDev.od
|
|
|
|
|
dev/EtherDevInt.od
|
|
|
|
|
dev/EtherDump.od
|
|
|
|
|
dev/EtherInt.od
|
|
|
|
|
dev/EtherLink.od
|
|
|
|
|
dev/EtherTap.od
|
|
|
|
|
dev/PioDevice.od
|
|
|
|
|
dev/RawDiskImage.od
|
|
|
|
|
dev/ScsiController.od
|
|
|
|
|
dev/ScsiDevice.od
|
|
|
|
|
dev/ScsiDisk.od
|
|
|
|
|
dev/SimConsole.od
|
|
|
|
|
dev/SimpleDisk.od
|
|
|
|
|
dev/TlaserClock.od
|
|
|
|
|
dev/TlaserIpi.od
|
|
|
|
|
dev/TlaserMBox.od
|
|
|
|
|
dev/TlaserMC146818.od
|
|
|
|
|
dev/TlaserNode.od
|
|
|
|
|
dev/TlaserPciDev.od
|
|
|
|
|
dev/TlaserPcia.od
|
|
|
|
|
dev/TlaserSerial.od
|
|
|
|
|
dev/TlaserUart.od
|
|
|
|
|
dev/Turbolaser.od
|
|
|
|
|
kern/tru64/Tru64System.od
|
|
|
|
|
sim/System.od
|
|
|
|
|
''')
|
|
|
|
|
|
2004-07-03 06:16:38 +02:00
|
|
|
# Syscall emulation (non-full-system) sources
|
|
|
|
|
syscall_emulation_sources = Split('''
|
|
|
|
|
arch/alpha/alpha_common_syscall_emul.cc
|
|
|
|
|
arch/alpha/alpha_linux_process.cc
|
|
|
|
|
arch/alpha/alpha_tru64_process.cc
|
|
|
|
|
cpu/memtest/memtest.cc
|
|
|
|
|
cpu/trace/trace_cpu.cc
|
|
|
|
|
eio/eio.cc
|
|
|
|
|
eio/exolex.cc
|
|
|
|
|
eio/libexo.cc
|
|
|
|
|
sim/process.cc
|
|
|
|
|
sim/syscall_emul.cc
|
|
|
|
|
''')
|
|
|
|
|
|
2004-08-05 11:03:47 +02:00
|
|
|
syscall_emulation_obj_desc_files = Split('''
|
|
|
|
|
cpu/memtest/MemTest.od
|
|
|
|
|
eio/EioProcess.od
|
|
|
|
|
sim/LiveProcess.od
|
|
|
|
|
sim/Process.od
|
|
|
|
|
''')
|
|
|
|
|
|
2004-07-03 06:16:38 +02:00
|
|
|
# Set up complete list of sources based on configuration.
|
|
|
|
|
sources = base_sources
|
2004-08-05 11:03:47 +02:00
|
|
|
obj_desc_files = base_obj_desc_files
|
2004-07-03 06:16:38 +02:00
|
|
|
|
|
|
|
|
if env['FULL_SYSTEM']:
|
|
|
|
|
sources += full_system_sources
|
2004-08-05 11:03:47 +02:00
|
|
|
obj_desc_files += full_system_obj_desc_files
|
2004-07-03 06:16:38 +02:00
|
|
|
else:
|
|
|
|
|
sources += syscall_emulation_sources
|
2004-08-05 11:03:47 +02:00
|
|
|
obj_desc_files += syscall_emulation_obj_desc_files
|
2004-07-03 06:16:38 +02:00
|
|
|
|
|
|
|
|
if env['USE_MYSQL']:
|
|
|
|
|
sources += mysql_sources
|
|
|
|
|
|
|
|
|
|
###################################################
|
|
|
|
|
#
|
|
|
|
|
# Special build rules.
|
|
|
|
|
#
|
|
|
|
|
###################################################
|
|
|
|
|
|
|
|
|
|
# base/traceflags.{cc,hh} are generated from base/traceflags.py.
|
|
|
|
|
# $TARGET.base will expand to "<build-dir>/base/traceflags".
|
|
|
|
|
env.Command(Split('base/traceflags.hh base/traceflags.cc'),
|
|
|
|
|
'base/traceflags.py',
|
|
|
|
|
'python $SOURCE $TARGET.base')
|
|
|
|
|
|
|
|
|
|
# several files are generated from arch/$TARGET_ISA/isa_desc.
|
|
|
|
|
env.Command(Split('''arch/alpha/decoder.cc
|
|
|
|
|
arch/alpha/decoder.hh
|
2004-08-20 20:54:07 +02:00
|
|
|
arch/alpha/alpha_full_cpu_exec.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
arch/alpha/fast_cpu_exec.cc
|
|
|
|
|
arch/alpha/simple_cpu_exec.cc
|
|
|
|
|
arch/alpha/full_cpu_exec.cc'''),
|
2004-07-14 21:48:11 +02:00
|
|
|
Split('''arch/alpha/isa_desc
|
|
|
|
|
arch/isa_parser.py'''),
|
2004-07-03 06:16:38 +02:00
|
|
|
'$SRCDIR/arch/isa_parser.py $SOURCE $TARGET.dir arch/alpha')
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
# 'targetarch' is a symlink to arch/$TARGET_ISA.
|
|
|
|
|
def link_targetarch(target, source, env):
|
|
|
|
|
link_target = str(target[0])
|
|
|
|
|
link_source = env.subst('$SRCDIR/arch/$TARGET_ISA')
|
|
|
|
|
if not os.path.isdir(link_target):
|
|
|
|
|
print "symlinking", link_source, "to", link_target
|
|
|
|
|
try:
|
|
|
|
|
os.symlink(link_source, link_target)
|
|
|
|
|
except OSError, desc:
|
|
|
|
|
print "Error creating symlink %s: %s" % (link_target, desc)
|
|
|
|
|
sys.exit(-1)
|
|
|
|
|
|
|
|
|
|
# Tell SCons to use the link_targetarch function to make 'targetarch'
|
|
|
|
|
env.Command('targetarch', None, link_targetarch)
|
|
|
|
|
|
|
|
|
|
|
2004-08-04 07:46:03 +02:00
|
|
|
# libelf build is described in its own SConscript file.
|
2004-08-07 23:23:01 +02:00
|
|
|
# SConscript-local is the per-config build, which just copies some
|
|
|
|
|
# header files into a place where they can be found.
|
|
|
|
|
SConscript('libelf/SConscript-local', exports = 'env', duplicate=0)
|
2004-08-05 11:03:47 +02:00
|
|
|
|
|
|
|
|
SConscript('sim/pyconfig/SConscript', exports = ['env', 'obj_desc_files'],
|
2004-08-04 07:46:03 +02:00
|
|
|
duplicate=0)
|
|
|
|
|
|
|
|
|
|
|
2004-07-03 06:16:38 +02:00
|
|
|
# This function adds the specified sources to the given build
|
|
|
|
|
# environment, and returns a list of all the corresponding SCons
|
|
|
|
|
# Object nodes (including an extra one for date.cc). We explicitly
|
|
|
|
|
# add the Object nodes so we can set up special dependencies for
|
|
|
|
|
# targetarch and date.cc.
|
|
|
|
|
def make_objs(sources, env):
|
|
|
|
|
objs = [env.Object(s) for s in sources]
|
|
|
|
|
# make all objects depend on the targetarch link so it gets made first.
|
|
|
|
|
env.Depends(objs, 'targetarch')
|
|
|
|
|
# make date.cc depend on all other objects so it always gets
|
|
|
|
|
# recompiled whenever anything else does
|
|
|
|
|
date_obj = env.Object('base/date.cc')
|
|
|
|
|
env.Depends(date_obj, objs)
|
|
|
|
|
objs.append(date_obj)
|
|
|
|
|
return objs
|
|
|
|
|
|
|
|
|
|
###################################################
|
|
|
|
|
#
|
|
|
|
|
# Define binaries. Each different build type (debug, opt, etc.) gets
|
|
|
|
|
# a slightly different build environment.
|
|
|
|
|
#
|
|
|
|
|
###################################################
|
|
|
|
|
|
|
|
|
|
# Include file paths are rooted in this directory. SCons will
|
|
|
|
|
# automatically expand '.' to refer to both the source directory and
|
|
|
|
|
# the corresponding build directory to pick up generated include
|
|
|
|
|
# files.
|
|
|
|
|
env.Append(CPPPATH='.')
|
|
|
|
|
|
|
|
|
|
# Debug binary
|
|
|
|
|
debug = env.Copy(OBJSUFFIX='.do')
|
|
|
|
|
debug.Append(CCFLAGS=Split('-g -gstabs+ -O0'))
|
|
|
|
|
debug.Append(CPPDEFINES='DEBUG')
|
|
|
|
|
debug.Program(target = 'm5.debug', source = make_objs(sources, debug))
|
|
|
|
|
|
|
|
|
|
# Optimized binary
|
|
|
|
|
opt = env.Copy()
|
|
|
|
|
opt.Append(CCFLAGS=Split('-g -O5'))
|
|
|
|
|
opt.Program(target = 'm5.opt', source = make_objs(sources, opt))
|
|
|
|
|
|
|
|
|
|
# "Fast" binary
|
|
|
|
|
fast = env.Copy(OBJSUFFIX='.fo')
|
|
|
|
|
fast.Append(CCFLAGS=Split('-O5'))
|
|
|
|
|
fast.Append(CPPDEFINES='NDEBUG')
|
|
|
|
|
fast.Program(target = 'm5.fast.unstripped', source = make_objs(sources, fast))
|
|
|
|
|
fast.Command(target = 'm5.fast', source = 'm5.fast.unstripped',
|
|
|
|
|
action = 'strip $SOURCE -o $TARGET')
|
|
|
|
|
|
|
|
|
|
# Profiled binary
|
|
|
|
|
prof = env.Copy(OBJSUFFIX='.po')
|
|
|
|
|
prof.Append(CCFLAGS=Split('-O5 -g -pg'), LINKFLAGS='-pg')
|
|
|
|
|
prof.Program(target = 'm5.prof', source = make_objs(sources, prof))
|
