2004-07-03 06:16:38 +02:00
|
|
|
# -*- mode:python -*-
|
|
|
|
|
|
|
|
|
|
# Copyright (c) 2004 The Regents of The University of Michigan
|
|
|
|
|
# All rights reserved.
|
|
|
|
|
#
|
|
|
|
|
# Redistribution and use in source and binary forms, with or without
|
|
|
|
|
# modification, are permitted provided that the following conditions are
|
|
|
|
|
# met: redistributions of source code must retain the above copyright
|
|
|
|
|
# notice, this list of conditions and the following disclaimer;
|
|
|
|
|
# redistributions in binary form must reproduce the above copyright
|
|
|
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
|
|
|
# documentation and/or other materials provided with the distribution;
|
|
|
|
|
# neither the name of the copyright holders nor the names of its
|
|
|
|
|
# contributors may be used to endorse or promote products derived from
|
|
|
|
|
# this software without specific prior written permission.
|
|
|
|
|
#
|
|
|
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
|
|
|
|
|
import os
|
|
|
|
|
import sys
|
|
|
|
|
|
|
|
|
|
# This file defines how to build a particular configuration of M5
|
|
|
|
|
# based on variable settings in the 'env' build environment.
|
|
|
|
|
|
|
|
|
|
# Import build environment variable from SConstruct.
|
|
|
|
|
Import('env')
|
|
|
|
|
|
|
|
|
|
###################################################
|
|
|
|
|
#
|
|
|
|
|
# Define needed sources.
|
|
|
|
|
#
|
|
|
|
|
###################################################
|
|
|
|
|
|
|
|
|
|
# Base sources used by all configurations.
|
|
|
|
|
base_sources = Split('''
|
|
|
|
|
arch/alpha/decoder.cc
|
|
|
|
|
arch/alpha/fast_cpu_exec.cc
|
|
|
|
|
arch/alpha/simple_cpu_exec.cc
|
|
|
|
|
arch/alpha/full_cpu_exec.cc
|
|
|
|
|
arch/alpha/faults.cc
|
|
|
|
|
arch/alpha/isa_traits.cc
|
|
|
|
|
|
|
|
|
|
base/circlebuf.cc
|
|
|
|
|
base/copyright.cc
|
|
|
|
|
base/cprintf.cc
|
|
|
|
|
base/fast_alloc.cc
|
|
|
|
|
base/fifo_buffer.cc
|
|
|
|
|
base/hostinfo.cc
|
|
|
|
|
base/hybrid_pred.cc
|
|
|
|
|
base/inifile.cc
|
|
|
|
|
base/intmath.cc
|
|
|
|
|
base/misc.cc
|
|
|
|
|
base/pollevent.cc
|
|
|
|
|
base/python.cc
|
|
|
|
|
base/range.cc
|
|
|
|
|
base/sat_counter.cc
|
|
|
|
|
base/socket.cc
|
|
|
|
|
base/statistics.cc
|
|
|
|
|
base/str.cc
|
|
|
|
|
base/time.cc
|
|
|
|
|
base/trace.cc
|
|
|
|
|
base/traceflags.cc
|
|
|
|
|
base/userinfo.cc
|
|
|
|
|
base/compression/lzss_compression.cc
|
|
|
|
|
base/loader/aout_object.cc
|
|
|
|
|
base/loader/ecoff_object.cc
|
|
|
|
|
base/loader/elf_object.cc
|
|
|
|
|
base/loader/object_file.cc
|
|
|
|
|
base/loader/symtab.cc
|
|
|
|
|
base/stats/events.cc
|
|
|
|
|
base/stats/python.cc
|
|
|
|
|
base/stats/statdb.cc
|
|
|
|
|
base/stats/visit.cc
|
|
|
|
|
base/stats/text.cc
|
|
|
|
|
|
|
|
|
|
cpu/base_cpu.cc
|
|
|
|
|
cpu/exec_context.cc
|
|
|
|
|
cpu/exetrace.cc
|
|
|
|
|
cpu/pc_event.cc
|
|
|
|
|
cpu/static_inst.cc
|
|
|
|
|
cpu/fast_cpu/fast_cpu.cc
|
|
|
|
|
cpu/full_cpu/bpred.cc
|
|
|
|
|
cpu/full_cpu/commit.cc
|
|
|
|
|
cpu/full_cpu/create_vector.cc
|
|
|
|
|
cpu/full_cpu/cv_spec_state.cc
|
|
|
|
|
cpu/full_cpu/dd_queue.cc
|
|
|
|
|
cpu/full_cpu/dep_link.cc
|
|
|
|
|
cpu/full_cpu/dispatch.cc
|
|
|
|
|
cpu/full_cpu/dyn_inst.cc
|
|
|
|
|
cpu/full_cpu/execute.cc
|
|
|
|
|
cpu/full_cpu/fetch.cc
|
|
|
|
|
cpu/full_cpu/floss_reasons.cc
|
|
|
|
|
cpu/full_cpu/fu_pool.cc
|
|
|
|
|
cpu/full_cpu/full_cpu.cc
|
|
|
|
|
cpu/full_cpu/inst_fifo.cc
|
|
|
|
|
cpu/full_cpu/instpipe.cc
|
|
|
|
|
cpu/full_cpu/issue.cc
|
|
|
|
|
cpu/full_cpu/ls_queue.cc
|
|
|
|
|
cpu/full_cpu/machine_queue.cc
|
|
|
|
|
cpu/full_cpu/pipetrace.cc
|
|
|
|
|
cpu/full_cpu/readyq.cc
|
|
|
|
|
cpu/full_cpu/reg_info.cc
|
|
|
|
|
cpu/full_cpu/rob_station.cc
|
|
|
|
|
cpu/full_cpu/spec_memory.cc
|
|
|
|
|
cpu/full_cpu/spec_state.cc
|
|
|
|
|
cpu/full_cpu/storebuffer.cc
|
|
|
|
|
cpu/full_cpu/writeback.cc
|
|
|
|
|
cpu/full_cpu/iq/iq_station.cc
|
|
|
|
|
cpu/full_cpu/iq/iqueue.cc
|
|
|
|
|
cpu/full_cpu/iq/segmented/chain_info.cc
|
|
|
|
|
cpu/full_cpu/iq/segmented/chain_wire.cc
|
|
|
|
|
cpu/full_cpu/iq/segmented/iq_seg.cc
|
|
|
|
|
cpu/full_cpu/iq/segmented/iq_segmented.cc
|
|
|
|
|
cpu/full_cpu/iq/segmented/seg_chain.cc
|
|
|
|
|
cpu/full_cpu/iq/seznec/iq_seznec.cc
|
|
|
|
|
cpu/full_cpu/iq/standard/iq_standard.cc
|
|
|
|
|
cpu/sampling_cpu/sampling_cpu.cc
|
|
|
|
|
cpu/simple_cpu/simple_cpu.cc
|
|
|
|
|
cpu/trace/reader/mem_trace_reader.cc
|
|
|
|
|
cpu/trace/reader/ibm_reader.cc
|
|
|
|
|
cpu/trace/reader/itx_reader.cc
|
|
|
|
|
cpu/trace/reader/m5_reader.cc
|
|
|
|
|
|
|
|
|
|
mem/base_hier.cc
|
|
|
|
|
mem/base_mem.cc
|
|
|
|
|
mem/hier_params.cc
|
|
|
|
|
mem/mem_cmd.cc
|
|
|
|
|
mem/mem_debug.cc
|
|
|
|
|
mem/mem_req.cc
|
|
|
|
|
mem/memory_interface.cc
|
|
|
|
|
mem/bus/base_interface.cc
|
|
|
|
|
mem/bus/bus.cc
|
|
|
|
|
mem/bus/bus_bridge.cc
|
|
|
|
|
mem/bus/bus_bridge_master.cc
|
|
|
|
|
mem/bus/bus_bridge_slave.cc
|
|
|
|
|
mem/bus/bus_interface.cc
|
|
|
|
|
mem/bus/dma_bus_interface.cc
|
|
|
|
|
mem/bus/dma_interface.cc
|
|
|
|
|
mem/bus/master_interface.cc
|
|
|
|
|
mem/bus/slave_interface.cc
|
|
|
|
|
mem/cache/base_cache.cc
|
|
|
|
|
mem/cache/cache.cc
|
|
|
|
|
mem/cache/cache_builder.cc
|
|
|
|
|
mem/cache/coherence/coherence_protocol.cc
|
|
|
|
|
mem/cache/coherence/uni_coherence.cc
|
|
|
|
|
mem/cache/miss/blocking_buffer.cc
|
|
|
|
|
mem/cache/miss/miss_queue.cc
|
|
|
|
|
mem/cache/miss/mshr.cc
|
|
|
|
|
mem/cache/miss/mshr_queue.cc
|
|
|
|
|
mem/cache/tags/base_tags.cc
|
|
|
|
|
mem/cache/tags/cache_tags.cc
|
|
|
|
|
mem/cache/tags/fa_lru.cc
|
|
|
|
|
mem/cache/tags/iic.cc
|
|
|
|
|
mem/cache/tags/lru.cc
|
|
|
|
|
mem/cache/tags/repl/gen.cc
|
|
|
|
|
mem/cache/tags/repl/repl.cc
|
|
|
|
|
mem/functional_mem/functional_memory.cc
|
|
|
|
|
mem/functional_mem/main_memory.cc
|
|
|
|
|
mem/timing_mem/base_memory.cc
|
|
|
|
|
mem/timing_mem/memory_builder.cc
|
|
|
|
|
mem/timing_mem/simple_mem_bank.cc
|
|
|
|
|
mem/trace/mem_trace_writer.cc
|
|
|
|
|
mem/trace/m5_writer.cc
|
|
|
|
|
|
|
|
|
|
sim/builder.cc
|
|
|
|
|
sim/configfile.cc
|
|
|
|
|
sim/debug.cc
|
|
|
|
|
sim/eventq.cc
|
|
|
|
|
sim/main.cc
|
|
|
|
|
sim/param.cc
|
|
|
|
|
sim/profile.cc
|
|
|
|
|
sim/serialize.cc
|
|
|
|
|
sim/sim_events.cc
|
|
|
|
|
sim/sim_exit.cc
|
|
|
|
|
sim/sim_init.cc
|
|
|
|
|
sim/sim_object.cc
|
|
|
|
|
sim/stat_context.cc
|
|
|
|
|
sim/stat_control.cc
|
|
|
|
|
sim/sw_context.cc
|
|
|
|
|
sim/trace_context.cc
|
|
|
|
|
sim/universe.cc
|
|
|
|
|
''')
|
|
|
|
|
|
|
|
|
|
# MySql sources
|
|
|
|
|
mysql_sources = Split('''
|
|
|
|
|
base/mysql.cc
|
|
|
|
|
base/stats/mysql.cc
|
|
|
|
|
''')
|
|
|
|
|
|
|
|
|
|
# Full-system sources
|
|
|
|
|
full_system_sources = Split('''
|
|
|
|
|
arch/alpha/alpha_memory.cc
|
|
|
|
|
arch/alpha/arguments.cc
|
|
|
|
|
arch/alpha/ev5.cc
|
|
|
|
|
arch/alpha/osfpal.cc
|
|
|
|
|
arch/alpha/pseudo_inst.cc
|
|
|
|
|
arch/alpha/vtophys.cc
|
|
|
|
|
|
|
|
|
|
base/inet.cc
|
|
|
|
|
base/remote_gdb.cc
|
|
|
|
|
|
|
|
|
|
cpu/intr_control.cc
|
|
|
|
|
|
|
|
|
|
dev/alpha_console.cc
|
|
|
|
|
dev/baddev.cc
|
|
|
|
|
dev/simconsole.cc
|
|
|
|
|
dev/disk_image.cc
|
|
|
|
|
dev/dma.cc
|
2004-07-08 15:05:26 +02:00
|
|
|
dev/etherbus.cc
|
2004-07-03 06:16:38 +02:00
|
|
|
dev/etherdump.cc
|
|
|
|
|
dev/etherint.cc
|
|
|
|
|
dev/etherlink.cc
|
|
|
|
|
dev/etherpkt.cc
|
|
|
|
|
dev/ethertap.cc
|
|
|
|
|
dev/ide_ctrl.cc
|
|
|
|
|
dev/ide_disk.cc
|
|
|
|
|
dev/io_device.cc
|
|
|
|
|
dev/ns_gige.cc
|
|
|
|
|
dev/etherdev.cc
|
|
|
|
|
dev/pciconfigall.cc
|
|
|
|
|
dev/pcidev.cc
|
|
|
|
|
dev/scsi.cc
|
|
|
|
|
dev/scsi_ctrl.cc
|
|
|
|
|
dev/scsi_disk.cc
|
|
|
|
|
dev/scsi_none.cc
|
|
|
|
|
dev/simple_disk.cc
|
|
|
|
|
dev/tlaser_clock.cc
|
|
|
|
|
dev/tlaser_ipi.cc
|
|
|
|
|
dev/tlaser_mbox.cc
|
|
|
|
|
dev/tlaser_mc146818.cc
|
|
|
|
|
dev/tlaser_node.cc
|
|
|
|
|
dev/tlaser_pcia.cc
|
|
|
|
|
dev/tlaser_pcidev.cc
|
|
|
|
|
dev/tlaser_serial.cc
|
|
|
|
|
dev/turbolaser.cc
|
|
|
|
|
dev/tsunami.cc
|
|
|
|
|
dev/tsunami_cchip.cc
|
|
|
|
|
dev/tsunami_fake.cc
|
|
|
|
|
dev/tsunami_io.cc
|
|
|
|
|
dev/tsunami_pchip.cc
|
|
|
|
|
dev/uart.cc
|
|
|
|
|
|
|
|
|
|
kern/kernel_stats.cc
|
|
|
|
|
kern/system_events.cc
|
|
|
|
|
kern/linux/linux_events.cc
|
|
|
|
|
kern/linux/linux_syscalls.cc
|
|
|
|
|
kern/linux/linux_system.cc
|
|
|
|
|
kern/tru64/dump_mbuf.cc
|
|
|
|
|
kern/tru64/printf.cc
|
|
|
|
|
kern/tru64/tru64_events.cc
|
|
|
|
|
kern/tru64/tru64_syscalls.cc
|
|
|
|
|
kern/tru64/tru64_system.cc
|
|
|
|
|
|
|
|
|
|
mem/functional_mem/memory_control.cc
|
|
|
|
|
mem/functional_mem/physical_memory.cc
|
|
|
|
|
dev/platform.cc
|
|
|
|
|
|
|
|
|
|
sim/system.cc
|
|
|
|
|
''')
|
|
|
|
|
|
|
|
|
|
# Syscall emulation (non-full-system) sources
|
|
|
|
|
syscall_emulation_sources = Split('''
|
|
|
|
|
arch/alpha/alpha_common_syscall_emul.cc
|
|
|
|
|
arch/alpha/alpha_linux_process.cc
|
|
|
|
|
arch/alpha/alpha_tru64_process.cc
|
|
|
|
|
cpu/memtest/memtest.cc
|
|
|
|
|
cpu/trace/trace_cpu.cc
|
|
|
|
|
eio/eio.cc
|
|
|
|
|
eio/exolex.cc
|
|
|
|
|
eio/libexo.cc
|
|
|
|
|
sim/process.cc
|
|
|
|
|
sim/syscall_emul.cc
|
|
|
|
|
''')
|
|
|
|
|
|
|
|
|
|
# Set up complete list of sources based on configuration.
|
|
|
|
|
sources = base_sources
|
|
|
|
|
|
|
|
|
|
if env['FULL_SYSTEM']:
|
|
|
|
|
sources += full_system_sources
|
|
|
|
|
else:
|
|
|
|
|
sources += syscall_emulation_sources
|
|
|
|
|
|
|
|
|
|
if env['USE_MYSQL']:
|
|
|
|
|
sources += mysql_sources
|
|
|
|
|
|
|
|
|
|
###################################################
|
|
|
|
|
#
|
|
|
|
|
# Special build rules.
|
|
|
|
|
#
|
|
|
|
|
###################################################
|
|
|
|
|
|
|
|
|
|
# base/traceflags.{cc,hh} are generated from base/traceflags.py.
|
|
|
|
|
# $TARGET.base will expand to "<build-dir>/base/traceflags".
|
|
|
|
|
env.Command(Split('base/traceflags.hh base/traceflags.cc'),
|
|
|
|
|
'base/traceflags.py',
|
|
|
|
|
'python $SOURCE $TARGET.base')
|
|
|
|
|
|
|
|
|
|
# several files are generated from arch/$TARGET_ISA/isa_desc.
|
|
|
|
|
env.Command(Split('''arch/alpha/decoder.cc
|
|
|
|
|
arch/alpha/decoder.hh
|
|
|
|
|
arch/alpha/fast_cpu_exec.cc
|
|
|
|
|
arch/alpha/simple_cpu_exec.cc
|
|
|
|
|
arch/alpha/full_cpu_exec.cc'''),
|
|
|
|
|
'arch/alpha/isa_desc',
|
|
|
|
|
'$SRCDIR/arch/isa_parser.py $SOURCE $TARGET.dir arch/alpha')
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
# 'targetarch' is a symlink to arch/$TARGET_ISA.
|
|
|
|
|
def link_targetarch(target, source, env):
|
|
|
|
|
link_target = str(target[0])
|
|
|
|
|
link_source = env.subst('$SRCDIR/arch/$TARGET_ISA')
|
|
|
|
|
if not os.path.isdir(link_target):
|
|
|
|
|
print "symlinking", link_source, "to", link_target
|
|
|
|
|
try:
|
|
|
|
|
os.symlink(link_source, link_target)
|
|
|
|
|
except OSError, desc:
|
|
|
|
|
print "Error creating symlink %s: %s" % (link_target, desc)
|
|
|
|
|
sys.exit(-1)
|
|
|
|
|
|
|
|
|
|
# Tell SCons to use the link_targetarch function to make 'targetarch'
|
|
|
|
|
env.Command('targetarch', None, link_targetarch)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
# This function adds the specified sources to the given build
|
|
|
|
|
# environment, and returns a list of all the corresponding SCons
|
|
|
|
|
# Object nodes (including an extra one for date.cc). We explicitly
|
|
|
|
|
# add the Object nodes so we can set up special dependencies for
|
|
|
|
|
# targetarch and date.cc.
|
|
|
|
|
def make_objs(sources, env):
|
|
|
|
|
objs = [env.Object(s) for s in sources]
|
|
|
|
|
# make all objects depend on the targetarch link so it gets made first.
|
|
|
|
|
env.Depends(objs, 'targetarch')
|
|
|
|
|
# make date.cc depend on all other objects so it always gets
|
|
|
|
|
# recompiled whenever anything else does
|
|
|
|
|
date_obj = env.Object('base/date.cc')
|
|
|
|
|
env.Depends(date_obj, objs)
|
|
|
|
|
objs.append(date_obj)
|
|
|
|
|
return objs
|
|
|
|
|
|
|
|
|
|
###################################################
|
|
|
|
|
#
|
|
|
|
|
# Define binaries. Each different build type (debug, opt, etc.) gets
|
|
|
|
|
# a slightly different build environment.
|
|
|
|
|
#
|
|
|
|
|
###################################################
|
|
|
|
|
|
|
|
|
|
# Include file paths are rooted in this directory. SCons will
|
|
|
|
|
# automatically expand '.' to refer to both the source directory and
|
|
|
|
|
# the corresponding build directory to pick up generated include
|
|
|
|
|
# files.
|
|
|
|
|
env.Append(CPPPATH='.')
|
|
|
|
|
|
|
|
|
|
# Debug binary
|
|
|
|
|
debug = env.Copy(OBJSUFFIX='.do')
|
|
|
|
|
debug.Append(CCFLAGS=Split('-g -gstabs+ -O0'))
|
|
|
|
|
debug.Append(CPPDEFINES='DEBUG')
|
|
|
|
|
debug.Program(target = 'm5.debug', source = make_objs(sources, debug))
|
|
|
|
|
|
|
|
|
|
# Optimized binary
|
|
|
|
|
opt = env.Copy()
|
|
|
|
|
opt.Append(CCFLAGS=Split('-g -O5'))
|
|
|
|
|
opt.Program(target = 'm5.opt', source = make_objs(sources, opt))
|
|
|
|
|
|
|
|
|
|
# "Fast" binary
|
|
|
|
|
fast = env.Copy(OBJSUFFIX='.fo')
|
|
|
|
|
fast.Append(CCFLAGS=Split('-O5'))
|
|
|
|
|
fast.Append(CPPDEFINES='NDEBUG')
|
|
|
|
|
fast.Program(target = 'm5.fast.unstripped', source = make_objs(sources, fast))
|
|
|
|
|
fast.Command(target = 'm5.fast', source = 'm5.fast.unstripped',
|
|
|
|
|
action = 'strip $SOURCE -o $TARGET')
|
|
|
|
|
|
|
|
|
|
# Profiled binary
|
|
|
|
|
prof = env.Copy(OBJSUFFIX='.po')
|
|
|
|
|
prof.Append(CCFLAGS=Split('-O5 -g -pg'), LINKFLAGS='-pg')
|
|
|
|
|
prof.Program(target = 'm5.prof', source = make_objs(sources, prof))
|
