sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
gem5/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/simout

17 lines
1 KiB
Text
Raw Normal View History

stats: updates due to recent chagnesets
2015-11-16 12:08:57 +01:00
Redirecting stdout to build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual/simout
Redirecting stderr to build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual/simerr
stats: Update stats for final tick and memory bandwidth patches
2012-01-25 18:19:50 +01:00
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
Update ref stats. tests/test1/ref/alpha/atomic/stdout: tests/test1/ref/alpha/detailed/stderr: tests/test1/ref/alpha/detailed/stdout: tests/test1/ref/alpha/timing/stdout: Updated output. --HG-- extra : convert_revision : 3189564725ac4d2b3d63e6a71151a52326f8d416
2006-07-27 23:47:43 +02:00
stats: updates due to recent chagnesets
2015-11-16 12:08:57 +01:00
gem5 compiled Nov 15 2015 14:28:00
gem5 started Nov 15 2015 14:28:25
gem5 executing on ribera.cs.wisc.edu, pid 29050
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual -re /scratch/nilay/GEM5/gem5/tests/run.py build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual
update all the regresstion tests for release --HG-- extra : convert_revision : 47e420b5b27e196a6e7a6424540923623bb3c4d2
2007-05-16 01:25:35 +02:00
Global frequency set at 1000000000000 ticks per second
stats: updates due to recent chagnesets
2015-11-16 12:08:57 +01:00
info: kernel located at: /scratch/nilay/GEM5/system/binaries/vmlinux
stats: update stats for icache change not allowing dirty data
2012-07-27 22:08:05 +02:00
0: system.tsunami.io.rtc: Real-time clock set to Thu Jan 1 00:00:00 2009
Reference updates. Since split cache is gone, a lot of config.ini changes, and minor changes to stats that are likely due to the decoupling of insertions/evictions in the cache.
2008-11-06 17:11:42 +01:00
info: Entering event queue @ 0. Starting simulation...
stats: update stats for SC protocol change Some subset of UpgradeReq messages shifted to the new SCUpgradeReq type. Other than that there are no significant differences.
2010-06-17 00:25:57 +02:00
info: Launching CPU 1 @ 97861500
stats: updates due to recent chagnesets
2015-11-16 12:08:57 +01:00
Exiting @ tick 1869358498000 because m5_exit instruction encountered
Reference in a new issue Copy permalink