2006-08-17 00:48:15 +02:00
|
|
|
|
|
|
|
|
---------- Begin Simulation Statistics ----------
|
2008-08-04 00:13:29 +02:00
|
|
|
sim_seconds 0.000017 # Number of seconds simulated
|
2010-09-09 20:40:19 +02:00
|
|
|
sim_ticks 16769000 # Number of ticks simulated
|
2012-01-25 18:19:50 +01:00
|
|
|
final_tick 16769000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
|
|
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
|
|
|
host_inst_rate 297044 # Simulator instruction rate (inst/s)
|
|
|
|
|
host_tick_rate 1928782837 # Simulator tick rate (ticks/s)
|
|
|
|
|
host_mem_usage 206044 # Number of bytes of host memory used
|
|
|
|
|
host_seconds 0.01 # Real time elapsed on the host
|
|
|
|
|
sim_insts 2577 # Number of instructions simulated
|
|
|
|
|
system.physmem.bytes_read 15680 # Number of bytes read from this memory
|
|
|
|
|
system.physmem.bytes_inst_read 10432 # Number of instructions bytes read from this memory
|
|
|
|
|
system.physmem.bytes_written 0 # Number of bytes written to this memory
|
|
|
|
|
system.physmem.num_reads 245 # Number of read requests responded to by this memory
|
|
|
|
|
system.physmem.num_writes 0 # Number of write requests responded to by this memory
|
|
|
|
|
system.physmem.num_other 0 # Number of other requests responded to by this memory
|
|
|
|
|
system.physmem.bw_read 935058739 # Total read bandwidth from this memory (bytes/s)
|
|
|
|
|
system.physmem.bw_inst_read 622100304 # Instruction read bandwidth from this memory (bytes/s)
|
|
|
|
|
system.physmem.bw_total 935058739 # Total bandwidth to/from this memory (bytes/s)
|
2009-04-09 07:21:30 +02:00
|
|
|
system.cpu.dtb.fetch_hits 0 # ITB hits
|
|
|
|
|
system.cpu.dtb.fetch_misses 0 # ITB misses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.dtb.fetch_acv 0 # ITB acv
|
|
|
|
|
system.cpu.dtb.fetch_accesses 0 # ITB accesses
|
2007-08-27 05:27:53 +02:00
|
|
|
system.cpu.dtb.read_hits 415 # DTB read hits
|
|
|
|
|
system.cpu.dtb.read_misses 4 # DTB read misses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.dtb.read_acv 0 # DTB read access violations
|
|
|
|
|
system.cpu.dtb.read_accesses 419 # DTB read accesses
|
2007-08-27 05:27:53 +02:00
|
|
|
system.cpu.dtb.write_hits 294 # DTB write hits
|
|
|
|
|
system.cpu.dtb.write_misses 4 # DTB write misses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.dtb.write_acv 0 # DTB write access violations
|
|
|
|
|
system.cpu.dtb.write_accesses 298 # DTB write accesses
|
|
|
|
|
system.cpu.dtb.data_hits 709 # DTB hits
|
|
|
|
|
system.cpu.dtb.data_misses 8 # DTB misses
|
|
|
|
|
system.cpu.dtb.data_acv 0 # DTB access violations
|
|
|
|
|
system.cpu.dtb.data_accesses 717 # DTB accesses
|
|
|
|
|
system.cpu.itb.fetch_hits 2586 # ITB hits
|
|
|
|
|
system.cpu.itb.fetch_misses 11 # ITB misses
|
|
|
|
|
system.cpu.itb.fetch_acv 0 # ITB acv
|
|
|
|
|
system.cpu.itb.fetch_accesses 2597 # ITB accesses
|
|
|
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
|
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
|
|
|
system.cpu.itb.read_acv 0 # DTB read access violations
|
|
|
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
|
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
|
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
|
|
|
system.cpu.itb.write_acv 0 # DTB write access violations
|
|
|
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
|
|
|
system.cpu.itb.data_hits 0 # DTB hits
|
|
|
|
|
system.cpu.itb.data_misses 0 # DTB misses
|
|
|
|
|
system.cpu.itb.data_acv 0 # DTB access violations
|
|
|
|
|
system.cpu.itb.data_accesses 0 # DTB accesses
|
|
|
|
|
system.cpu.workload.num_syscalls 4 # Number of system calls
|
|
|
|
|
system.cpu.numCycles 33538 # number of cpu cycles simulated
|
|
|
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
|
|
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
|
|
|
|
system.cpu.num_insts 2577 # Number of instructions executed
|
|
|
|
|
system.cpu.num_int_alu_accesses 2375 # Number of integer alu accesses
|
|
|
|
|
system.cpu.num_fp_alu_accesses 6 # Number of float alu accesses
|
|
|
|
|
system.cpu.num_func_calls 140 # number of times a function call or return occured
|
|
|
|
|
system.cpu.num_conditional_control_insts 238 # number of instructions that are conditional controls
|
|
|
|
|
system.cpu.num_int_insts 2375 # number of integer instructions
|
|
|
|
|
system.cpu.num_fp_insts 6 # number of float instructions
|
|
|
|
|
system.cpu.num_int_register_reads 2998 # number of times the integer registers were read
|
|
|
|
|
system.cpu.num_int_register_writes 1768 # number of times the integer registers were written
|
|
|
|
|
system.cpu.num_fp_register_reads 6 # number of times the floating registers were read
|
|
|
|
|
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
|
|
|
|
|
system.cpu.num_mem_refs 717 # number of memory refs
|
|
|
|
|
system.cpu.num_load_insts 419 # Number of load instructions
|
|
|
|
|
system.cpu.num_store_insts 298 # Number of store instructions
|
|
|
|
|
system.cpu.num_idle_cycles 0 # Number of idle cycles
|
|
|
|
|
system.cpu.num_busy_cycles 33538 # Number of busy cycles
|
|
|
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
|
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
|
|
|
|
system.cpu.icache.replacements 0 # number of replacements
|
|
|
|
|
system.cpu.icache.tagsinuse 80.003762 # Cycle average of tags in use
|
|
|
|
|
system.cpu.icache.total_refs 2423 # Total number of references to valid blocks.
|
|
|
|
|
system.cpu.icache.sampled_refs 163 # Sample count of references to valid blocks.
|
|
|
|
|
system.cpu.icache.avg_refs 14.865031 # Average number of references to valid blocks.
|
|
|
|
|
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.icache.occ_blocks::0 80.003762 # Average occupied blocks per context
|
|
|
|
|
system.cpu.icache.occ_percent::0 0.039064 # Average percentage of cache occupancy
|
2007-08-27 05:27:53 +02:00
|
|
|
system.cpu.icache.ReadReq_hits 2423 # number of ReadReq hits
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.demand_hits 2423 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.icache.overall_hits 2423 # number of overall hits
|
|
|
|
|
system.cpu.icache.ReadReq_misses 163 # number of ReadReq misses
|
|
|
|
|
system.cpu.icache.demand_misses 163 # number of demand (read+write) misses
|
|
|
|
|
system.cpu.icache.overall_misses 163 # number of overall misses
|
2008-08-04 00:13:29 +02:00
|
|
|
system.cpu.icache.ReadReq_miss_latency 9128000 # number of ReadReq miss cycles
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.demand_miss_latency 9128000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.icache.overall_miss_latency 9128000 # number of overall miss cycles
|
|
|
|
|
system.cpu.icache.ReadReq_accesses 2586 # number of ReadReq accesses(hits+misses)
|
|
|
|
|
system.cpu.icache.demand_accesses 2586 # number of demand (read+write) accesses
|
|
|
|
|
system.cpu.icache.overall_accesses 2586 # number of overall (read+write) accesses
|
2007-08-27 05:27:53 +02:00
|
|
|
system.cpu.icache.ReadReq_miss_rate 0.063032 # miss rate for ReadReq accesses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.demand_miss_rate 0.063032 # miss rate for demand accesses
|
|
|
|
|
system.cpu.icache.overall_miss_rate 0.063032 # miss rate for overall accesses
|
|
|
|
|
system.cpu.icache.ReadReq_avg_miss_latency 56000 # average ReadReq miss latency
|
|
|
|
|
system.cpu.icache.demand_avg_miss_latency 56000 # average overall miss latency
|
|
|
|
|
system.cpu.icache.overall_avg_miss_latency 56000 # average overall miss latency
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.writebacks 0 # number of writebacks
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_misses 163 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.icache.demand_mshr_misses 163 # number of demand (read+write) MSHR misses
|
|
|
|
|
system.cpu.icache.overall_mshr_misses 163 # number of overall MSHR misses
|
|
|
|
|
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_miss_latency 8639000 # number of ReadReq MSHR miss cycles
|
2008-08-04 00:13:29 +02:00
|
|
|
system.cpu.icache.demand_mshr_miss_latency 8639000 # number of demand (read+write) MSHR miss cycles
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.overall_mshr_miss_latency 8639000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_miss_rate 0.063032 # mshr miss rate for ReadReq accesses
|
2007-08-27 05:27:53 +02:00
|
|
|
system.cpu.icache.demand_mshr_miss_rate 0.063032 # mshr miss rate for demand accesses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.overall_mshr_miss_rate 0.063032 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency 53000 # average ReadReq mshr miss latency
|
|
|
|
|
system.cpu.icache.demand_avg_mshr_miss_latency 53000 # average overall mshr miss latency
|
2008-08-04 00:13:29 +02:00
|
|
|
system.cpu.icache.overall_avg_mshr_miss_latency 53000 # average overall mshr miss latency
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
|
|
|
system.cpu.dcache.replacements 0 # number of replacements
|
|
|
|
|
system.cpu.dcache.tagsinuse 47.418751 # Cycle average of tags in use
|
|
|
|
|
system.cpu.dcache.total_refs 627 # Total number of references to valid blocks.
|
|
|
|
|
system.cpu.dcache.sampled_refs 82 # Sample count of references to valid blocks.
|
|
|
|
|
system.cpu.dcache.avg_refs 7.646341 # Average number of references to valid blocks.
|
|
|
|
|
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.dcache.occ_blocks::0 47.418751 # Average occupied blocks per context
|
|
|
|
|
system.cpu.dcache.occ_percent::0 0.011577 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.dcache.ReadReq_hits 360 # number of ReadReq hits
|
|
|
|
|
system.cpu.dcache.WriteReq_hits 267 # number of WriteReq hits
|
|
|
|
|
system.cpu.dcache.demand_hits 627 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.dcache.overall_hits 627 # number of overall hits
|
|
|
|
|
system.cpu.dcache.ReadReq_misses 55 # number of ReadReq misses
|
|
|
|
|
system.cpu.dcache.WriteReq_misses 27 # number of WriteReq misses
|
|
|
|
|
system.cpu.dcache.demand_misses 82 # number of demand (read+write) misses
|
|
|
|
|
system.cpu.dcache.overall_misses 82 # number of overall misses
|
|
|
|
|
system.cpu.dcache.ReadReq_miss_latency 3080000 # number of ReadReq miss cycles
|
|
|
|
|
system.cpu.dcache.WriteReq_miss_latency 1512000 # number of WriteReq miss cycles
|
|
|
|
|
system.cpu.dcache.demand_miss_latency 4592000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.dcache.overall_miss_latency 4592000 # number of overall miss cycles
|
|
|
|
|
system.cpu.dcache.ReadReq_accesses 415 # number of ReadReq accesses(hits+misses)
|
|
|
|
|
system.cpu.dcache.WriteReq_accesses 294 # number of WriteReq accesses(hits+misses)
|
|
|
|
|
system.cpu.dcache.demand_accesses 709 # number of demand (read+write) accesses
|
|
|
|
|
system.cpu.dcache.overall_accesses 709 # number of overall (read+write) accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_miss_rate 0.132530 # miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.dcache.WriteReq_miss_rate 0.091837 # miss rate for WriteReq accesses
|
|
|
|
|
system.cpu.dcache.demand_miss_rate 0.115656 # miss rate for demand accesses
|
|
|
|
|
system.cpu.dcache.overall_miss_rate 0.115656 # miss rate for overall accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_avg_miss_latency 56000 # average ReadReq miss latency
|
|
|
|
|
system.cpu.dcache.WriteReq_avg_miss_latency 56000 # average WriteReq miss latency
|
|
|
|
|
system.cpu.dcache.demand_avg_miss_latency 56000 # average overall miss latency
|
|
|
|
|
system.cpu.dcache.overall_avg_miss_latency 56000 # average overall miss latency
|
|
|
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
|
|
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
|
|
|
|
system.cpu.dcache.writebacks 0 # number of writebacks
|
|
|
|
|
system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
|
|
|
|
system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
|
|
|
system.cpu.dcache.ReadReq_mshr_misses 55 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_misses 27 # number of WriteReq MSHR misses
|
|
|
|
|
system.cpu.dcache.demand_mshr_misses 82 # number of demand (read+write) MSHR misses
|
|
|
|
|
system.cpu.dcache.overall_mshr_misses 82 # number of overall MSHR misses
|
|
|
|
|
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency 2915000 # number of ReadReq MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency 1431000 # number of WriteReq MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.demand_mshr_miss_latency 4346000 # number of demand (read+write) MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.overall_mshr_miss_latency 4346000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate 0.132530 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate 0.091837 # mshr miss rate for WriteReq accesses
|
|
|
|
|
system.cpu.dcache.demand_mshr_miss_rate 0.115656 # mshr miss rate for demand accesses
|
|
|
|
|
system.cpu.dcache.overall_mshr_miss_rate 0.115656 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 53000 # average ReadReq mshr miss latency
|
|
|
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53000 # average WriteReq mshr miss latency
|
|
|
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency 53000 # average overall mshr miss latency
|
|
|
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency 53000 # average overall mshr miss latency
|
|
|
|
|
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
|
|
|
|
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
|
|
|
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
|
|
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
|
|
|
system.cpu.l2cache.replacements 0 # number of replacements
|
|
|
|
|
system.cpu.l2cache.tagsinuse 107.101205 # Cycle average of tags in use
|
|
|
|
|
system.cpu.l2cache.total_refs 0 # Total number of references to valid blocks.
|
|
|
|
|
system.cpu.l2cache.sampled_refs 218 # Sample count of references to valid blocks.
|
|
|
|
|
system.cpu.l2cache.avg_refs 0 # Average number of references to valid blocks.
|
|
|
|
|
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.l2cache.occ_blocks::0 107.101205 # Average occupied blocks per context
|
|
|
|
|
system.cpu.l2cache.occ_percent::0 0.003268 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.l2cache.demand_hits 0 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.l2cache.overall_hits 0 # number of overall hits
|
|
|
|
|
system.cpu.l2cache.ReadReq_misses 218 # number of ReadReq misses
|
2007-08-04 00:04:30 +02:00
|
|
|
system.cpu.l2cache.ReadExReq_misses 27 # number of ReadExReq misses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.demand_misses 245 # number of demand (read+write) misses
|
|
|
|
|
system.cpu.l2cache.overall_misses 245 # number of overall misses
|
2008-08-04 00:13:29 +02:00
|
|
|
system.cpu.l2cache.ReadReq_miss_latency 11336000 # number of ReadReq miss cycles
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.ReadExReq_miss_latency 1404000 # number of ReadExReq miss cycles
|
|
|
|
|
system.cpu.l2cache.demand_miss_latency 12740000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.l2cache.overall_miss_latency 12740000 # number of overall miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadReq_accesses 218 # number of ReadReq accesses(hits+misses)
|
|
|
|
|
system.cpu.l2cache.ReadExReq_accesses 27 # number of ReadExReq accesses(hits+misses)
|
|
|
|
|
system.cpu.l2cache.demand_accesses 245 # number of demand (read+write) accesses
|
|
|
|
|
system.cpu.l2cache.overall_accesses 245 # number of overall (read+write) accesses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.ReadReq_miss_rate 1 # miss rate for ReadReq accesses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
|
|
|
|
|
system.cpu.l2cache.demand_miss_rate 1 # miss rate for demand accesses
|
|
|
|
|
system.cpu.l2cache.overall_miss_rate 1 # miss rate for overall accesses
|
|
|
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency
|
|
|
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency 52000 # average ReadExReq miss latency
|
|
|
|
|
system.cpu.l2cache.demand_avg_miss_latency 52000 # average overall miss latency
|
|
|
|
|
system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.writebacks 0 # number of writebacks
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_misses 218 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_misses 27 # number of ReadExReq MSHR misses
|
|
|
|
|
system.cpu.l2cache.demand_mshr_misses 245 # number of demand (read+write) MSHR misses
|
|
|
|
|
system.cpu.l2cache.overall_mshr_misses 245 # number of overall MSHR misses
|
|
|
|
|
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency 8720000 # number of ReadReq MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency 1080000 # number of ReadExReq MSHR miss cycles
|
2008-08-04 00:13:29 +02:00
|
|
|
system.cpu.l2cache.demand_mshr_miss_latency 9800000 # number of demand (read+write) MSHR miss cycles
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.overall_mshr_miss_latency 9800000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate 1 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.demand_mshr_miss_rate 1 # mshr miss rate for demand accesses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.overall_mshr_miss_rate 1 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency
|
|
|
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40000 # average ReadExReq mshr miss latency
|
|
|
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency
|
2008-08-04 00:13:29 +02:00
|
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
2006-08-17 00:48:15 +02:00
|
|
|
|
|
|
|
|
---------- End Simulation Statistics ----------
|
