2006-06-09 09:57:25 +02:00
|
|
|
// -*- mode:c++ -*-
|
|
|
|
|
2007-11-15 20:21:01 +01:00
|
|
|
// Copyright (c) 2007 MIPS Technologies, Inc.
|
|
|
|
// All rights reserved.
|
|
|
|
//
|
|
|
|
// Redistribution and use in source and binary forms, with or without
|
|
|
|
// modification, are permitted provided that the following conditions are
|
|
|
|
// met: redistributions of source code must retain the above copyright
|
|
|
|
// notice, this list of conditions and the following disclaimer;
|
|
|
|
// redistributions in binary form must reproduce the above copyright
|
|
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
|
|
// documentation and/or other materials provided with the distribution;
|
|
|
|
// neither the name of the copyright holders nor the names of its
|
|
|
|
// contributors may be used to endorse or promote products derived from
|
|
|
|
// this software without specific prior written permission.
|
|
|
|
//
|
|
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
//
|
|
|
|
// Authors: Korey Sewell
|
|
|
|
// Jaidev Patwardhan
|
2006-06-10 00:19:08 +02:00
|
|
|
|
2006-01-25 01:57:17 +01:00
|
|
|
def operand_types {{
|
|
|
|
'sb' : ('signed int', 8),
|
|
|
|
'ub' : ('unsigned int', 8),
|
2006-02-20 20:30:23 +01:00
|
|
|
'sh' : ('signed int', 16),
|
|
|
|
'uh' : ('unsigned int', 16),
|
2006-01-25 01:57:17 +01:00
|
|
|
'sw' : ('signed int', 32),
|
|
|
|
'uw' : ('unsigned int', 32),
|
2006-02-15 04:43:14 +01:00
|
|
|
'sd' : ('signed int', 64),
|
|
|
|
'ud' : ('unsigned int', 64),
|
2006-01-25 01:57:17 +01:00
|
|
|
'sf' : ('float', 32),
|
|
|
|
'df' : ('float', 64),
|
|
|
|
}};
|
|
|
|
|
|
|
|
def operands {{
|
2006-05-12 08:57:32 +02:00
|
|
|
#General Purpose Integer Reg Operands
|
2006-02-12 06:31:19 +01:00
|
|
|
'Rd': ('IntReg', 'uw', 'RD', 'IsInteger', 1),
|
|
|
|
'Rs': ('IntReg', 'uw', 'RS', 'IsInteger', 2),
|
|
|
|
'Rt': ('IntReg', 'uw', 'RT', 'IsInteger', 3),
|
2006-05-12 08:57:32 +02:00
|
|
|
|
2007-06-23 01:03:42 +02:00
|
|
|
#Immediate Value operand
|
|
|
|
'IntImm': ('IntReg', 'uw', 'INTIMM', 'IsInteger', 3),
|
|
|
|
|
2006-05-12 08:57:32 +02:00
|
|
|
#Operands used for Link or Syscall Insts
|
|
|
|
'R31': ('IntReg', 'uw','31','IsInteger', 4),
|
2006-04-18 15:44:24 +02:00
|
|
|
'R2': ('IntReg', 'uw','2', 'IsInteger', 5),
|
2006-02-04 05:04:06 +01:00
|
|
|
|
2006-05-12 08:57:32 +02:00
|
|
|
#Special Integer Reg operands
|
2009-07-22 08:38:26 +02:00
|
|
|
'LO0': ('IntReg', 'uw','INTREG_LO', 'IsInteger', 6),
|
|
|
|
'HI0': ('IntReg', 'uw','INTREG_HI', 'IsInteger', 7),
|
2006-05-12 08:57:32 +02:00
|
|
|
|
2007-06-23 01:03:42 +02:00
|
|
|
#Bitfield-dependent HI/LO Register Access
|
2009-07-22 08:38:26 +02:00
|
|
|
'LO_RD_SEL': ('IntReg','uw','INTREG_DSP_LO0 + ACDST*3', None, 6),
|
|
|
|
'HI_RD_SEL': ('IntReg','uw','INTREG_DSP_HI0 + ACDST*3', None, 7),
|
|
|
|
'LO_RS_SEL': ('IntReg','uw','INTREG_DSP_LO0 + ACSRC*3', None, 6),
|
|
|
|
'HI_RS_SEL': ('IntReg','uw','INTREG_DSP_HI0 + ACSRC*3', None, 7),
|
2007-06-23 01:03:42 +02:00
|
|
|
|
|
|
|
#DSP Special Purpose Integer Operands
|
2009-07-22 08:38:26 +02:00
|
|
|
'DSPControl': ('IntReg', 'uw', 'INTREG_DSP_CONTROL', None, 8),
|
|
|
|
'DSPLo0': ('IntReg', 'uw', 'INTREG_LO', None, 1),
|
|
|
|
'DSPHi0': ('IntReg', 'uw', 'INTREG_HI', None, 1),
|
|
|
|
'DSPACX0': ('IntReg', 'uw', 'INTREG_DSP_ACX0', None, 1),
|
|
|
|
'DSPLo1': ('IntReg', 'uw', 'INTREG_DSP_LO1', None, 1),
|
|
|
|
'DSPHi1': ('IntReg', 'uw', 'INTREG_DSP_HI1', None, 1),
|
|
|
|
'DSPACX1': ('IntReg', 'uw', 'INTREG_DSP_ACX1', None, 1),
|
|
|
|
'DSPLo2': ('IntReg', 'uw', 'INTREG_DSP_LO2', None, 1),
|
|
|
|
'DSPHi2': ('IntReg', 'uw', 'INTREG_DSP_HI2', None, 1),
|
|
|
|
'DSPACX2': ('IntReg', 'uw', 'INTREG_DSP_ACX2', None, 1),
|
|
|
|
'DSPLo3': ('IntReg', 'uw', 'INTREG_DSP_LO3', None, 1),
|
|
|
|
'DSPHi3': ('IntReg', 'uw', 'INTREG_DSP_HI3', None, 1),
|
|
|
|
'DSPACX3': ('IntReg', 'uw', 'INTREG_DSP_ACX3', None, 1),
|
2006-02-04 05:04:06 +01:00
|
|
|
|
2006-05-12 08:57:32 +02:00
|
|
|
#Floating Point Reg Operands
|
2006-02-12 06:31:19 +01:00
|
|
|
'Fd': ('FloatReg', 'sf', 'FD', 'IsFloating', 1),
|
|
|
|
'Fs': ('FloatReg', 'sf', 'FS', 'IsFloating', 2),
|
|
|
|
'Ft': ('FloatReg', 'sf', 'FT', 'IsFloating', 3),
|
2006-03-08 08:05:38 +01:00
|
|
|
'Fr': ('FloatReg', 'sf', 'FR', 'IsFloating', 3),
|
2006-02-04 05:04:06 +01:00
|
|
|
|
2007-06-23 01:03:42 +02:00
|
|
|
#Special Purpose Floating Point Control Reg Operands
|
2009-07-22 08:38:26 +02:00
|
|
|
'FIR': ('FloatReg', 'uw', 'FLOATREG_FIR', 'IsFloating', 1),
|
|
|
|
'FCCR': ('FloatReg', 'uw', 'FLOATREG_FCCR', 'IsFloating', 2),
|
|
|
|
'FEXR': ('FloatReg', 'uw', 'FLOATREG_FEXR', 'IsFloating', 3),
|
|
|
|
'FENR': ('FloatReg', 'uw', 'FLOATREG_FENR', 'IsFloating', 3),
|
|
|
|
'FCSR': ('FloatReg', 'uw', 'FLOATREG_FCSR', 'IsFloating', 3),
|
2006-05-12 08:57:32 +02:00
|
|
|
|
2007-06-23 01:03:42 +02:00
|
|
|
#Operands For Paired Singles FP Operations
|
2006-05-11 02:54:03 +02:00
|
|
|
'Fd1': ('FloatReg', 'sf', 'FD', 'IsFloating', 4),
|
|
|
|
'Fd2': ('FloatReg', 'sf', 'FD+1', 'IsFloating', 4),
|
|
|
|
'Fs1': ('FloatReg', 'sf', 'FS', 'IsFloating', 5),
|
|
|
|
'Fs2': ('FloatReg', 'sf', 'FS+1', 'IsFloating', 5),
|
|
|
|
'Ft1': ('FloatReg', 'sf', 'FT', 'IsFloating', 6),
|
|
|
|
'Ft2': ('FloatReg', 'sf', 'FT+1', 'IsFloating', 6),
|
|
|
|
'Fr1': ('FloatReg', 'sf', 'FR', 'IsFloating', 7),
|
|
|
|
'Fr2': ('FloatReg', 'sf', 'FR+1', 'IsFloating', 7),
|
|
|
|
|
2007-06-23 01:03:42 +02:00
|
|
|
#Status Control Reg
|
2009-07-22 08:38:26 +02:00
|
|
|
'Status': ('ControlReg', 'uw', 'MISCREG_STATUS', None, 1),
|
2007-06-23 01:03:42 +02:00
|
|
|
|
2007-11-13 22:58:16 +01:00
|
|
|
#LL Flag
|
2009-07-22 08:38:26 +02:00
|
|
|
'LLFlag': ('ControlReg', 'uw', 'MISCREG_LLFLAG', None, 1),
|
2007-11-13 22:58:16 +01:00
|
|
|
|
2009-12-31 21:30:50 +01:00
|
|
|
#Thread pointer value for SE mode
|
|
|
|
'TpValue': ('ControlReg', 'ud', 'MISCREG_TP_VALUE', None, 1),
|
|
|
|
|
2007-11-13 22:58:16 +01:00
|
|
|
# Index Register
|
2009-12-31 21:30:50 +01:00
|
|
|
'Index': ('ControlReg','uw','MISCREG_INDEX',None,1),
|
2007-11-13 22:58:16 +01:00
|
|
|
|
|
|
|
|
2009-07-10 10:21:04 +02:00
|
|
|
'CP0_RD_SEL': ('ControlReg', 'uw', '(RD << 3 | SEL)', None, 1),
|
2007-06-23 01:03:42 +02:00
|
|
|
|
|
|
|
#MT Control Regs
|
2009-07-22 08:38:26 +02:00
|
|
|
'MVPConf0': ('ControlReg', 'uw', 'MISCREG_MVP_CONF0', None, 1),
|
|
|
|
'MVPControl': ('ControlReg', 'uw', 'MISCREG_MVP_CONTROL', None, 1),
|
|
|
|
'TCBind': ('ControlReg', 'uw', 'MISCREG_TC_BIND', None, 1),
|
|
|
|
'TCStatus': ('ControlReg', 'uw', 'MISCREG_TC_STATUS', None, 1),
|
|
|
|
'TCRestart': ('ControlReg', 'uw', 'MISCREG_TC_RESTART', None, 1),
|
|
|
|
'VPEConf0': ('ControlReg', 'uw', 'MISCREG_VPE_CONF0', None, 1),
|
|
|
|
'VPEControl': ('ControlReg', 'uw', 'MISCREG_VPE_CONTROL', None, 1),
|
|
|
|
'YQMask': ('ControlReg', 'uw', 'MISCREG_YQMASK', None, 1),
|
2007-06-23 01:03:42 +02:00
|
|
|
|
2007-11-13 22:58:16 +01:00
|
|
|
#CP0 Control Regs
|
2009-07-22 08:38:26 +02:00
|
|
|
'EntryHi': ('ControlReg','uw', 'MISCREG_ENTRYHI',None,1),
|
|
|
|
'EntryLo0': ('ControlReg','uw', 'MISCREG_ENTRYLO0',None,1),
|
|
|
|
'EntryLo1': ('ControlReg','uw', 'MISCREG_ENTRYLO1',None,1),
|
|
|
|
'PageMask': ('ControlReg','uw', 'MISCREG_PAGEMASK',None,1),
|
|
|
|
'Random': ('ControlReg','uw', 'MISCREG_CP0_RANDOM',None,1),
|
|
|
|
'ErrorEPC': ('ControlReg','uw', 'MISCREG_ERROR_EPC',None,1),
|
|
|
|
'EPC': ('ControlReg','uw', 'MISCREG_EPC',None,1),
|
|
|
|
'DEPC': ('ControlReg','uw', 'MISCREG_DEPC',None,1),
|
|
|
|
'IntCtl': ('ControlReg','uw', 'MISCREG_INTCTL',None,1),
|
|
|
|
'SRSCtl': ('ControlReg','uw', 'MISCREG_SRSCTL',None,1),
|
|
|
|
'Config': ('ControlReg','uw', 'MISCREG_CONFIG',None,1),
|
|
|
|
'Config3': ('ControlReg','uw', 'MISCREG_CONFIG3',None,1),
|
|
|
|
'Config1': ('ControlReg','uw', 'MISCREG_CONFIG1',None,1),
|
|
|
|
'Config2': ('ControlReg','uw', 'MISCREG_CONFIG2',None,1),
|
|
|
|
'PageGrain': ('ControlReg','uw', 'MISCREG_PAGEGRAIN',None,1),
|
|
|
|
'Debug': ('ControlReg','uw', 'MISCREG_DEBUG',None,1),
|
|
|
|
'Cause': ('ControlReg','uw', 'MISCREG_CAUSE',None,1),
|
2007-06-23 01:03:42 +02:00
|
|
|
|
2006-05-12 08:57:32 +02:00
|
|
|
#Memory Operand
|
2006-04-10 18:23:17 +02:00
|
|
|
'Mem': ('Mem', 'uw', None, ('IsMemRef', 'IsLoad', 'IsStore'), 4),
|
2006-02-04 05:04:06 +01:00
|
|
|
|
2006-05-12 08:57:32 +02:00
|
|
|
#Program Counter Operands
|
2007-06-23 01:03:42 +02:00
|
|
|
'NPC': ('NPC', 'uw', None, 'IsControl', 4),
|
|
|
|
'NNPC':('NNPC', 'uw', None, 'IsControl', 4)
|
2006-01-25 01:57:17 +01:00
|
|
|
}};
|