2006-05-23 22:51:16 +02:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2006 The Regents of The University of Michigan
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are
|
|
|
|
* met: redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer;
|
|
|
|
* redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution;
|
|
|
|
* neither the name of the copyright holders nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived from
|
|
|
|
* this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
2006-06-07 22:02:55 +02:00
|
|
|
*
|
|
|
|
* Authors: Kevin Lim
|
2006-05-23 22:51:16 +02:00
|
|
|
*/
|
2006-04-23 00:26:48 +02:00
|
|
|
|
|
|
|
#ifndef __CPU_THREAD_STATE_HH__
|
|
|
|
#define __CPU_THREAD_STATE_HH__
|
|
|
|
|
2006-08-15 11:07:15 +02:00
|
|
|
#include "arch/types.hh"
|
2009-09-23 17:34:21 +02:00
|
|
|
#include "config/the_isa.hh"
|
2011-04-15 19:44:06 +02:00
|
|
|
#include "cpu/base.hh"
|
2006-08-24 23:43:08 +02:00
|
|
|
#include "cpu/profile.hh"
|
2006-06-06 23:32:21 +02:00
|
|
|
#include "cpu/thread_context.hh"
|
2006-06-07 21:29:53 +02:00
|
|
|
#include "mem/mem_object.hh"
|
|
|
|
#include "sim/process.hh"
|
2006-06-06 00:14:39 +02:00
|
|
|
|
2006-04-23 00:26:48 +02:00
|
|
|
class EndQuiesceEvent;
|
|
|
|
class FunctionProfile;
|
|
|
|
class ProfileNode;
|
2006-11-07 11:36:54 +01:00
|
|
|
namespace TheISA {
|
|
|
|
namespace Kernel {
|
|
|
|
class Statistics;
|
2012-03-19 11:36:09 +01:00
|
|
|
}
|
|
|
|
}
|
2006-04-23 00:26:48 +02:00
|
|
|
|
2006-07-06 23:53:26 +02:00
|
|
|
class Checkpoint;
|
|
|
|
|
2006-05-23 22:51:16 +02:00
|
|
|
/**
|
|
|
|
* Struct for holding general thread state that is needed across CPU
|
|
|
|
* models. This includes things such as pointers to the process,
|
|
|
|
* memory, quiesce events, and certain stats. This can be expanded
|
|
|
|
* to hold more thread-specific stats within it.
|
|
|
|
*/
|
2006-04-23 00:26:48 +02:00
|
|
|
struct ThreadState {
|
2006-06-07 21:29:53 +02:00
|
|
|
typedef ThreadContext::Status Status;
|
|
|
|
|
2009-07-09 08:02:22 +02:00
|
|
|
ThreadState(BaseCPU *cpu, ThreadID _tid, Process *_process);
|
2006-06-07 21:29:53 +02:00
|
|
|
|
2012-01-31 17:50:07 +01:00
|
|
|
virtual ~ThreadState();
|
2006-11-02 20:58:31 +01:00
|
|
|
|
2006-07-06 23:53:26 +02:00
|
|
|
void serialize(std::ostream &os);
|
|
|
|
|
|
|
|
void unserialize(Checkpoint *cp, const std::string §ion);
|
|
|
|
|
2008-11-03 03:56:57 +01:00
|
|
|
int cpuId() { return baseCpu->cpuId(); }
|
2006-06-07 21:29:53 +02:00
|
|
|
|
2008-11-03 03:57:07 +01:00
|
|
|
int contextId() { return _contextId; }
|
|
|
|
|
|
|
|
void setContextId(int id) { _contextId = id; }
|
|
|
|
|
2009-05-26 18:23:13 +02:00
|
|
|
void setThreadId(ThreadID id) { _threadId = id; }
|
2006-06-07 21:29:53 +02:00
|
|
|
|
2009-05-26 18:23:13 +02:00
|
|
|
ThreadID threadId() { return _threadId; }
|
2006-06-07 21:29:53 +02:00
|
|
|
|
|
|
|
Tick readLastActivate() { return lastActivate; }
|
|
|
|
|
|
|
|
Tick readLastSuspend() { return lastSuspend; }
|
|
|
|
|
2012-01-17 19:55:08 +01:00
|
|
|
/**
|
|
|
|
* Initialise the physical and virtual port proxies and tie them to
|
|
|
|
* the data port of the CPU.
|
|
|
|
*
|
2012-03-30 15:38:35 +02:00
|
|
|
* @param tc ThreadContext for the virtual-to-physical translation
|
2012-01-17 19:55:08 +01:00
|
|
|
*/
|
|
|
|
void initMemProxies(ThreadContext *tc);
|
2006-11-19 23:43:03 +01:00
|
|
|
|
2006-06-07 21:29:53 +02:00
|
|
|
void dumpFuncProfile();
|
|
|
|
|
|
|
|
EndQuiesceEvent *getQuiesceEvent() { return quiesceEvent; }
|
|
|
|
|
|
|
|
void profileClear();
|
|
|
|
|
|
|
|
void profileSample();
|
|
|
|
|
2006-11-07 11:36:54 +01:00
|
|
|
TheISA::Kernel::Statistics *getKernelStats() { return kernelStats; }
|
2011-10-31 10:58:22 +01:00
|
|
|
|
2012-07-11 07:51:53 +02:00
|
|
|
PortProxy &getPhysProxy();
|
2006-06-07 21:29:53 +02:00
|
|
|
|
2012-07-11 07:51:53 +02:00
|
|
|
FSTranslatingPortProxy &getVirtProxy();
|
2006-04-23 00:26:48 +02:00
|
|
|
|
2006-06-07 21:29:53 +02:00
|
|
|
Process *getProcessPtr() { return process; }
|
2011-10-16 11:59:53 +02:00
|
|
|
|
2012-07-11 07:51:53 +02:00
|
|
|
SETranslatingPortProxy &getMemProxy();
|
2011-10-16 11:59:53 +02:00
|
|
|
|
2006-06-07 21:29:53 +02:00
|
|
|
/** Reads the number of instructions functionally executed and
|
|
|
|
* committed.
|
|
|
|
*/
|
|
|
|
Counter readFuncExeInst() { return funcExeInst; }
|
|
|
|
|
|
|
|
/** Sets the total number of instructions functionally executed
|
|
|
|
* and committed.
|
|
|
|
*/
|
|
|
|
void setFuncExeInst(Counter new_val) { funcExeInst = new_val; }
|
|
|
|
|
|
|
|
/** Returns the status of this thread. */
|
|
|
|
Status status() const { return _status; }
|
2006-04-23 00:26:48 +02:00
|
|
|
|
2006-06-07 21:29:53 +02:00
|
|
|
/** Sets the status of this thread. */
|
|
|
|
void setStatus(Status new_status) { _status = new_status; }
|
|
|
|
|
2006-11-18 03:55:28 +01:00
|
|
|
public:
|
2006-11-02 20:58:31 +01:00
|
|
|
|
2006-06-07 21:29:53 +02:00
|
|
|
/** Number of instructions committed. */
|
2006-04-23 00:26:48 +02:00
|
|
|
Counter numInst;
|
2006-06-07 21:29:53 +02:00
|
|
|
/** Stat for number instructions committed. */
|
2009-03-06 04:09:53 +01:00
|
|
|
Stats::Scalar numInsts;
|
2012-02-12 23:07:39 +01:00
|
|
|
/** Number of ops (including micro ops) committed. */
|
|
|
|
Counter numOp;
|
|
|
|
/** Stat for number ops (including micro ops) committed. */
|
|
|
|
Stats::Scalar numOps;
|
2006-06-07 21:29:53 +02:00
|
|
|
/** Stat for number of memory references. */
|
2009-03-06 04:09:53 +01:00
|
|
|
Stats::Scalar numMemRefs;
|
2006-04-23 00:26:48 +02:00
|
|
|
|
2006-06-07 21:29:53 +02:00
|
|
|
/** Number of simulated loads, used for tracking events based on
|
|
|
|
* the number of loads committed.
|
|
|
|
*/
|
2006-04-23 00:26:48 +02:00
|
|
|
Counter numLoad;
|
2006-06-07 21:29:53 +02:00
|
|
|
|
|
|
|
/** The number of simulated loads committed prior to this run. */
|
2006-04-23 00:26:48 +02:00
|
|
|
Counter startNumLoad;
|
|
|
|
|
2006-06-07 21:29:53 +02:00
|
|
|
protected:
|
|
|
|
ThreadContext::Status _status;
|
|
|
|
|
2006-10-31 20:33:56 +01:00
|
|
|
// Pointer to the base CPU.
|
|
|
|
BaseCPU *baseCpu;
|
|
|
|
|
2008-11-03 03:57:07 +01:00
|
|
|
// system wide HW context id
|
|
|
|
int _contextId;
|
|
|
|
|
2006-06-07 21:29:53 +02:00
|
|
|
// Index of hardware thread context on the CPU that this represents.
|
2009-05-26 18:23:13 +02:00
|
|
|
ThreadID _threadId;
|
2006-06-07 21:29:53 +02:00
|
|
|
|
2006-06-08 22:58:50 +02:00
|
|
|
public:
|
2006-06-07 21:29:53 +02:00
|
|
|
/** Last time activate was called on this thread. */
|
2006-04-23 00:26:48 +02:00
|
|
|
Tick lastActivate;
|
2006-06-07 21:29:53 +02:00
|
|
|
|
|
|
|
/** Last time suspend was called on this thread. */
|
2006-04-23 00:26:48 +02:00
|
|
|
Tick lastSuspend;
|
|
|
|
|
2006-06-07 21:29:53 +02:00
|
|
|
public:
|
2006-04-23 00:26:48 +02:00
|
|
|
FunctionProfile *profile;
|
|
|
|
ProfileNode *profileNode;
|
|
|
|
Addr profilePC;
|
|
|
|
EndQuiesceEvent *quiesceEvent;
|
|
|
|
|
2006-11-07 11:36:54 +01:00
|
|
|
TheISA::Kernel::Statistics *kernelStats;
|
2011-10-31 10:58:22 +01:00
|
|
|
|
2006-06-07 21:29:53 +02:00
|
|
|
protected:
|
2006-04-23 00:26:48 +02:00
|
|
|
Process *process;
|
|
|
|
|
2012-01-17 19:55:08 +01:00
|
|
|
/** A port proxy outgoing only for functional accesses to physical
|
2011-10-16 11:59:53 +02:00
|
|
|
* addresses.*/
|
2012-01-17 19:55:08 +01:00
|
|
|
PortProxy *physProxy;
|
2006-06-07 21:29:53 +02:00
|
|
|
|
2012-01-17 19:55:08 +01:00
|
|
|
/** A translating port proxy, outgoing only, for functional
|
|
|
|
* accesse to virtual addresses. */
|
2012-02-24 17:45:30 +01:00
|
|
|
FSTranslatingPortProxy *virtProxy;
|
|
|
|
SETranslatingPortProxy *proxy;
|
2011-10-16 11:59:53 +02:00
|
|
|
|
2006-06-08 22:58:50 +02:00
|
|
|
public:
|
2006-04-23 00:26:48 +02:00
|
|
|
/*
|
|
|
|
* number of executed instructions, for matching with syscall trace
|
|
|
|
* points in EIO files.
|
|
|
|
*/
|
|
|
|
Counter funcExeInst;
|
|
|
|
|
|
|
|
//
|
|
|
|
// Count failed store conditionals so we can warn of apparent
|
|
|
|
// application deadlock situations.
|
|
|
|
unsigned storeCondFailures;
|
|
|
|
};
|
|
|
|
|
|
|
|
#endif // __CPU_THREAD_STATE_HH__
|