2012-01-17 19:55:08 +01:00
|
|
|
# Copyright (c) 2012 ARM Limited
|
|
|
|
# All rights reserved.
|
|
|
|
#
|
|
|
|
# The license below extends only to copyright in the software and shall
|
|
|
|
# not be construed as granting a license to any other intellectual
|
|
|
|
# property including but not limited to intellectual property relating
|
|
|
|
# to a hardware implementation of the functionality of the software
|
|
|
|
# licensed hereunder. You may use the software subject to the license
|
|
|
|
# terms below provided that you ensure that this notice is replicated
|
|
|
|
# unmodified and in its entirety in all distributions of the software,
|
|
|
|
# modified or unmodified, in source code or in binary form.
|
|
|
|
#
|
2010-01-30 05:29:20 +01:00
|
|
|
# Copyright (c) 2006-2007 The Regents of The University of Michigan
|
|
|
|
# Copyright (c) 2009 Advanced Micro Devices, Inc.
|
|
|
|
# All rights reserved.
|
|
|
|
#
|
|
|
|
# Redistribution and use in source and binary forms, with or without
|
|
|
|
# modification, are permitted provided that the following conditions are
|
|
|
|
# met: redistributions of source code must retain the above copyright
|
|
|
|
# notice, this list of conditions and the following disclaimer;
|
|
|
|
# redistributions in binary form must reproduce the above copyright
|
|
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
|
|
# documentation and/or other materials provided with the distribution;
|
|
|
|
# neither the name of the copyright holders nor the names of its
|
|
|
|
# contributors may be used to endorse or promote products derived from
|
|
|
|
# this software without specific prior written permission.
|
|
|
|
#
|
|
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
#
|
|
|
|
# Authors: Brad Beckmann
|
|
|
|
|
2010-08-20 20:46:13 +02:00
|
|
|
import math
|
2010-01-30 05:29:20 +01:00
|
|
|
import m5
|
|
|
|
from m5.objects import *
|
|
|
|
from m5.defines import buildEnv
|
|
|
|
|
2010-08-20 20:44:09 +02:00
|
|
|
def define_options(parser):
|
2012-04-06 22:47:08 +02:00
|
|
|
# By default, ruby uses the simple timing cpu
|
|
|
|
parser.set_defaults(cpu_type="timing")
|
|
|
|
|
2010-08-20 20:44:09 +02:00
|
|
|
# ruby network options
|
|
|
|
parser.add_option("--topology", type="string", default="Crossbar",
|
|
|
|
help="check src/mem/ruby/network/topologies for complete set")
|
|
|
|
parser.add_option("--mesh-rows", type="int", default=1,
|
|
|
|
help="the number of rows in the mesh topology")
|
2010-08-29 16:02:42 +02:00
|
|
|
parser.add_option("--garnet-network", type="string", default=None,
|
2010-08-20 20:44:09 +02:00
|
|
|
help="'fixed'|'flexible'")
|
2011-11-04 23:40:22 +01:00
|
|
|
parser.add_option("--network-fault-model", action="store_true", default=False,
|
|
|
|
help="enable network fault model: see src/mem/ruby/network/fault_model/")
|
2010-08-20 20:44:09 +02:00
|
|
|
|
|
|
|
# ruby mapping options
|
2011-02-07 07:14:19 +01:00
|
|
|
parser.add_option("--numa-high-bit", type="int", default=0,
|
2010-08-20 20:46:13 +02:00
|
|
|
help="high order address bit to use for numa mapping. " \
|
|
|
|
"0 = highest bit, not specified = lowest bit")
|
2010-08-20 20:44:09 +02:00
|
|
|
|
|
|
|
# ruby sparse memory options
|
|
|
|
parser.add_option("--use-map", action="store_true", default=False)
|
|
|
|
parser.add_option("--map-levels", type="int", default=4)
|
|
|
|
|
2010-08-20 20:46:14 +02:00
|
|
|
parser.add_option("--recycle-latency", type="int", default=10,
|
|
|
|
help="Recycle latency for ruby controller input buffers")
|
2011-01-03 19:40:31 +01:00
|
|
|
|
|
|
|
parser.add_option("--random_seed", type="int", default=1234,
|
|
|
|
help="Used for seeding the random number generator")
|
|
|
|
|
2011-12-01 19:08:52 +01:00
|
|
|
parser.add_option("--ruby_stats", type="string", default="ruby.stats")
|
|
|
|
|
2010-08-20 20:44:09 +02:00
|
|
|
protocol = buildEnv['PROTOCOL']
|
|
|
|
exec "import %s" % protocol
|
|
|
|
eval("%s.define_options(parser)" % protocol)
|
|
|
|
|
2012-07-11 07:51:53 +02:00
|
|
|
def create_topology(controllers, options):
|
|
|
|
""" Called from create_system in configs/ruby/<protocol>.py
|
|
|
|
Must return an object which is a subclass of BaseTopology
|
|
|
|
found in configs/topologies/BaseTopology.py
|
|
|
|
This is a wrapper for the legacy topologies.
|
|
|
|
"""
|
|
|
|
exec "import %s as Topo" % options.topology
|
|
|
|
topology = eval("Topo.%s(controllers)" % options.topology)
|
|
|
|
return topology
|
|
|
|
|
2012-04-05 18:09:19 +02:00
|
|
|
def create_system(options, system, piobus = None, dma_ports = []):
|
2010-01-30 05:29:20 +01:00
|
|
|
|
2011-12-01 19:08:52 +01:00
|
|
|
system.ruby = RubySystem(clock = options.clock,
|
2012-01-11 20:53:38 +01:00
|
|
|
stats_filename = options.ruby_stats,
|
|
|
|
no_mem_vec = options.use_map)
|
2011-07-01 02:49:26 +02:00
|
|
|
ruby = system.ruby
|
|
|
|
|
2010-03-22 05:22:22 +01:00
|
|
|
protocol = buildEnv['PROTOCOL']
|
|
|
|
exec "import %s" % protocol
|
2010-01-30 05:29:33 +01:00
|
|
|
try:
|
2012-07-11 07:51:53 +02:00
|
|
|
(cpu_sequencers, dir_cntrls, topology) = \
|
2012-04-05 18:09:19 +02:00
|
|
|
eval("%s.create_system(options, system, piobus, dma_ports, ruby)"
|
2010-08-20 20:46:13 +02:00
|
|
|
% protocol)
|
2010-01-30 05:29:33 +01:00
|
|
|
except:
|
|
|
|
print "Error: could not create sytem for ruby protocol %s" % protocol
|
2010-08-20 20:46:13 +02:00
|
|
|
raise
|
2011-04-29 02:18:14 +02:00
|
|
|
|
2012-01-17 19:55:08 +01:00
|
|
|
# Create a port proxy for connecting the system port. This is
|
|
|
|
# independent of the protocol and kept in the protocol-agnostic
|
|
|
|
# part (i.e. here).
|
2012-03-30 15:42:36 +02:00
|
|
|
sys_port_proxy = RubyPortProxy(ruby_system = ruby)
|
2012-01-17 19:55:08 +01:00
|
|
|
# Give the system port proxy a SimObject parent without creating a
|
|
|
|
# full-fledged controller
|
|
|
|
system.sys_port_proxy = sys_port_proxy
|
|
|
|
|
2012-01-30 15:37:06 +01:00
|
|
|
# Connect the system port for loading of binaries etc
|
2012-02-13 12:43:09 +01:00
|
|
|
system.system_port = system.sys_port_proxy.slave
|
2012-01-30 15:37:06 +01:00
|
|
|
|
|
|
|
|
2011-04-29 02:18:14 +02:00
|
|
|
#
|
|
|
|
# Set the network classes based on the command line options
|
|
|
|
#
|
|
|
|
if options.garnet_network == "fixed":
|
|
|
|
class NetworkClass(GarnetNetwork_d): pass
|
|
|
|
class IntLinkClass(GarnetIntLink_d): pass
|
|
|
|
class ExtLinkClass(GarnetExtLink_d): pass
|
|
|
|
class RouterClass(GarnetRouter_d): pass
|
|
|
|
elif options.garnet_network == "flexible":
|
|
|
|
class NetworkClass(GarnetNetwork): pass
|
|
|
|
class IntLinkClass(GarnetIntLink): pass
|
|
|
|
class ExtLinkClass(GarnetExtLink): pass
|
|
|
|
class RouterClass(GarnetRouter): pass
|
|
|
|
else:
|
|
|
|
class NetworkClass(SimpleNetwork): pass
|
2011-04-29 02:18:14 +02:00
|
|
|
class IntLinkClass(SimpleIntLink): pass
|
|
|
|
class ExtLinkClass(SimpleExtLink): pass
|
2012-10-02 21:35:45 +02:00
|
|
|
class RouterClass(Switch): pass
|
2012-08-10 20:50:42 +02:00
|
|
|
|
2010-01-30 05:29:20 +01:00
|
|
|
#
|
2012-07-11 07:51:53 +02:00
|
|
|
# Important: the topology must be instantiated before the network and after
|
|
|
|
# the controllers. Hence the separation between topology definition and
|
2012-08-10 20:50:42 +02:00
|
|
|
# instantiation.
|
2010-01-30 05:29:20 +01:00
|
|
|
#
|
2012-08-10 20:50:42 +02:00
|
|
|
# gem5 SimObject defined in src/mem/ruby/network/Network.py
|
|
|
|
net_topology = Topology()
|
|
|
|
net_topology.description = topology.description
|
|
|
|
|
|
|
|
routers, int_links, ext_links = topology.makeTopology(options,
|
|
|
|
IntLinkClass, ExtLinkClass, RouterClass)
|
|
|
|
|
|
|
|
net_topology.routers = routers
|
|
|
|
net_topology.int_links = int_links
|
|
|
|
net_topology.ext_links = ext_links
|
|
|
|
|
2011-04-29 02:18:14 +02:00
|
|
|
|
2011-11-04 23:40:22 +01:00
|
|
|
if options.network_fault_model:
|
|
|
|
assert(options.garnet_network == "fixed")
|
|
|
|
fault_model = FaultModel()
|
|
|
|
network = NetworkClass(ruby_system = ruby, topology = net_topology,\
|
|
|
|
enable_fault_model=True, fault_model = fault_model)
|
|
|
|
else:
|
|
|
|
network = NetworkClass(ruby_system = ruby, topology = net_topology)
|
2010-01-30 05:29:20 +01:00
|
|
|
|
2010-01-30 05:29:23 +01:00
|
|
|
#
|
2010-08-20 20:46:13 +02:00
|
|
|
# Loop through the directory controlers.
|
2010-03-22 05:22:21 +01:00
|
|
|
# Determine the total memory size of the ruby system and verify it is equal
|
2012-08-10 20:50:42 +02:00
|
|
|
# to physmem. However, if Ruby memory is using sparse memory in SE
|
2010-03-22 05:22:21 +01:00
|
|
|
# mode, then the system should not back-up the memory state with
|
|
|
|
# the Memory Vector and thus the memory size bytes should stay at 0.
|
2010-08-20 20:46:13 +02:00
|
|
|
# Also set the numa bits to the appropriate values.
|
2010-01-30 05:29:23 +01:00
|
|
|
#
|
|
|
|
total_mem_size = MemorySize('0B')
|
2010-08-20 20:46:13 +02:00
|
|
|
|
|
|
|
dir_bits = int(math.log(options.num_dirs, 2))
|
2012-10-27 23:01:09 +02:00
|
|
|
ruby.block_size_bytes = options.cacheline_size
|
|
|
|
block_size_bits = int(math.log(options.cacheline_size, 2))
|
2010-08-20 20:46:13 +02:00
|
|
|
|
|
|
|
if options.numa_high_bit:
|
|
|
|
numa_bit = options.numa_high_bit
|
|
|
|
else:
|
2012-10-27 23:01:09 +02:00
|
|
|
# if the numa_bit is not specified, set the directory bits as the
|
|
|
|
# lowest bits above the block offset bits, and the numa_bit as the
|
|
|
|
# highest of those directory bits
|
|
|
|
numa_bit = block_size_bits + dir_bits - 1
|
2012-08-10 20:50:42 +02:00
|
|
|
|
2010-01-30 05:29:23 +01:00
|
|
|
for dir_cntrl in dir_cntrls:
|
|
|
|
total_mem_size.value += dir_cntrl.directory.size.value
|
2010-08-20 20:46:13 +02:00
|
|
|
dir_cntrl.directory.numa_high_bit = numa_bit
|
2012-08-10 20:50:42 +02:00
|
|
|
|
2012-09-19 12:15:41 +02:00
|
|
|
phys_mem_size = sum(map(lambda mem: mem.range.size(),
|
|
|
|
system.memories.unproxy(system)))
|
2012-04-06 19:46:31 +02:00
|
|
|
assert(total_mem_size.value == phys_mem_size)
|
2010-01-30 05:29:20 +01:00
|
|
|
|
2011-07-01 02:49:26 +02:00
|
|
|
ruby_profiler = RubyProfiler(ruby_system = ruby,
|
|
|
|
num_of_sequencers = len(cpu_sequencers))
|
|
|
|
ruby.network = network
|
|
|
|
ruby.profiler = ruby_profiler
|
|
|
|
ruby.mem_size = total_mem_size
|
2011-05-23 23:29:23 +02:00
|
|
|
ruby._cpu_ruby_ports = cpu_sequencers
|
2011-01-03 19:40:31 +01:00
|
|
|
ruby.random_seed = options.random_seed
|