gem5/src/cpu/simple
Andreas Hansson 41846cb61b mem: Assume all dynamic packet data is array allocated
This patch simplifies how we deal with dynamically allocated data in
the packet, always assuming that it is array allocated, and hence
should be array deallocated (delete[] as opposed to delete). The only
uses of dataDynamic was in the Ruby testers.

The ARRAY_DATA flag in the packet is removed accordingly. No
defragmentation of the flags is done at this point, leaving a gap in
the bit masks.

As the last part the patch, it renames dataDynamicArray to dataDynamic.
2014-12-02 06:07:43 -05:00
..
probes arch: Use const StaticInstPtr references where possible 2014-09-27 09:08:36 -04:00
atomic.cc mem: Add const getters for write packet data 2014-12-02 06:07:36 -05:00
atomic.hh alpha,arm,mips,power,x86,cpu,sim: Cleanup activate/deactivate 2014-09-20 17:18:35 -04:00
AtomicSimpleCPU.py cpu: use probes infrastructure to do simpoint profiling 2014-09-20 17:17:43 -04:00
base.cc arm: Fixes based on UBSan and static analysis 2014-11-14 03:53:51 -05:00
base.hh arm: Fixes based on UBSan and static analysis 2014-11-14 03:53:51 -05:00
BaseSimpleCPU.py cpu: simple: Add support for using branch predictors 2014-02-09 20:49:28 +01:00
SConscript scons: rename TraceFlags to DebugFlags 2011-06-02 17:36:21 -07:00
SConsopts arch, cpu: Factor out the ExecContext into a proper base class 2014-09-03 07:42:22 -04:00
timing.cc mem: Assume all dynamic packet data is array allocated 2014-12-02 06:07:43 -05:00
timing.hh x86 isa: This patch attempts an implementation at mwait. 2014-11-06 05:42:22 -06:00
TimingSimpleCPU.py cpu: Add CPU metadata om the Python classes 2013-02-15 17:40:08 -05:00