.. |
probe
|
base: add support for probe points and common probes
|
2014-01-24 15:29:30 -06:00 |
base_dyn_inst.cc
|
includes: sort all includes
|
2011-04-15 10:44:06 -07:00 |
checker.cc
|
sim: Add the notion of clock domains to all ClockedObjects
|
2013-06-27 05:49:49 -04:00 |
checker.hh
|
cpu: Add header files for checker CPUs
|
2012-11-02 11:32:01 -05:00 |
comm.hh
|
o3: split load & store queue full cases in rename
|
2014-06-21 10:26:43 -07:00 |
commit.cc
|
includes: sort all includes
|
2011-04-15 10:44:06 -07:00 |
commit.hh
|
cpu: add more instruction mix statistics
|
2014-05-09 18:58:47 -04:00 |
commit_impl.hh
|
style: eliminate equality tests with true and false
|
2014-05-31 18:00:23 -07:00 |
cpu.cc
|
o3: split load & store queue full cases in rename
|
2014-06-21 10:26:43 -07:00 |
cpu.hh
|
cpu: o3: remove stat totalCommittedInsts
|
2014-05-23 06:07:02 -05:00 |
cpu_policy.hh
|
cpu/o3: clean up rename map and free list
|
2013-10-15 14:22:44 -04:00 |
decode.cc
|
includes: sort all includes
|
2011-04-15 10:44:06 -07:00 |
decode.hh
|
cpu: Rewrite O3 draining to avoid stopping in microcode
|
2013-01-07 13:05:46 -05:00 |
decode_impl.hh
|
cpu: Add O3 CPU width checks
|
2014-04-23 05:18:18 -04:00 |
dep_graph.hh
|
cpu: Rewrite O3 draining to avoid stopping in microcode
|
2013-01-07 13:05:46 -05:00 |
deriv.cc
|
branch predictor: move out of o3 and inorder cpus
|
2013-01-24 12:28:51 -06:00 |
deriv.hh
|
cpu: O3 add a header declaring the DerivO3CPU
|
2012-11-02 11:32:01 -05:00 |
dyn_inst.cc
|
O3: Generaize the O3 IMPL class so it isn't split out by ISA.
|
2008-10-09 00:10:02 -07:00 |
dyn_inst.hh
|
alpha: Small removal of dead comments/code from alpha ISA
|
2014-03-12 07:03:22 -05:00 |
dyn_inst_impl.hh
|
cpu: add consistent guarding to *_impl.hh files.
|
2013-10-17 10:20:45 -05:00 |
fetch.cc
|
includes: sort all includes
|
2011-04-15 10:44:06 -07:00 |
fetch.hh
|
base: add support for probe points and common probes
|
2014-01-24 15:29:30 -06:00 |
fetch_impl.hh
|
cpu: implement a bi-mode branch predictor
|
2014-06-30 13:50:03 -04:00 |
free_list.cc
|
cpu: add a condition-code register class
|
2013-10-15 14:22:44 -04:00 |
free_list.hh
|
cpu: add a condition-code register class
|
2013-10-15 14:22:44 -04:00 |
fu_pool.cc
|
cpu: Consider instructions waiting for FU completion in draining
|
2013-06-27 05:49:49 -04:00 |
fu_pool.hh
|
cpu: Consider instructions waiting for FU completion in draining
|
2013-06-27 05:49:49 -04:00 |
FuncUnitConfig.py
|
CPU/ARM: Add SIMD op classes to CPU models and ARM ISA.
|
2010-11-15 14:04:04 -06:00 |
FUPool.py
|
sim: Include object header files in SWIG interfaces
|
2012-11-02 11:32:01 -05:00 |
iew.cc
|
includes: sort all includes
|
2011-04-15 10:44:06 -07:00 |
iew.hh
|
base: add support for probe points and common probes
|
2014-01-24 15:29:30 -06:00 |
iew_impl.hh
|
o3: make dispatch LSQ full check more selective
|
2014-06-21 10:26:55 -07:00 |
impl.hh
|
includes: sort all includes
|
2011-04-15 10:44:06 -07:00 |
inst_queue.cc
|
includes: sort all includes
|
2011-04-15 10:44:06 -07:00 |
inst_queue.hh
|
cpu: add a condition-code register class
|
2013-10-15 14:22:44 -04:00 |
inst_queue_impl.hh
|
style: eliminate equality tests with true and false
|
2014-05-31 18:00:23 -07:00 |
isa_specific.hh
|
includes: sort all includes
|
2011-04-15 10:44:06 -07:00 |
lsq.cc
|
now O3CPU is totally independent of the ISA... all alpha specific stuff is the cpu/o3/alpha directory
|
2006-06-30 20:49:31 -04:00 |
lsq.hh
|
o3: split load & store queue full cases in rename
|
2014-06-21 10:26:43 -07:00 |
lsq_impl.hh
|
o3: split load & store queue full cases in rename
|
2014-06-21 10:26:43 -07:00 |
lsq_unit.cc
|
now O3CPU is totally independent of the ISA... all alpha specific stuff is the cpu/o3/alpha directory
|
2006-06-30 20:49:31 -04:00 |
lsq_unit.hh
|
o3: split load & store queue full cases in rename
|
2014-06-21 10:26:43 -07:00 |
lsq_unit_impl.hh
|
o3: split load & store queue full cases in rename
|
2014-06-21 10:26:43 -07:00 |
mem_dep_unit.cc
|
clang: Enable compiling gem5 using clang 2.9 and 3.0
|
2012-01-31 12:05:52 -05:00 |
mem_dep_unit.hh
|
cpu: Rewrite O3 draining to avoid stopping in microcode
|
2013-01-07 13:05:46 -05:00 |
mem_dep_unit_impl.hh
|
cpu: add consistent guarding to *_impl.hh files.
|
2013-10-17 10:20:45 -05:00 |
O3Checker.py
|
cpu: Make checker CPUs inherit from CheckerCPU in the Python hierarchy
|
2013-02-15 17:40:08 -05:00 |
O3CPU.py
|
cpu: allow the fetch buffer to be smaller than a cache line
|
2013-11-15 13:21:15 -05:00 |
regfile.cc
|
cpu: add a condition-code register class
|
2013-10-15 14:22:44 -04:00 |
regfile.hh
|
cpu: add a condition-code register class
|
2013-10-15 14:22:44 -04:00 |
rename.cc
|
now O3CPU is totally independent of the ISA... all alpha specific stuff is the cpu/o3/alpha directory
|
2006-06-30 20:49:31 -04:00 |
rename.hh
|
o3: split load & store queue full cases in rename
|
2014-06-21 10:26:43 -07:00 |
rename_impl.hh
|
o3: split load & store queue full cases in rename
|
2014-06-21 10:26:43 -07:00 |
rename_map.cc
|
cpu: add a condition-code register class
|
2013-10-15 14:22:44 -04:00 |
rename_map.hh
|
cpu: add a condition-code register class
|
2013-10-15 14:22:44 -04:00 |
rob.cc
|
now O3CPU is totally independent of the ISA... all alpha specific stuff is the cpu/o3/alpha directory
|
2006-06-30 20:49:31 -04:00 |
rob.hh
|
cpu: Construct ROB with cpu params struct instead of each variable
|
2013-10-31 13:41:13 -05:00 |
rob_impl.hh
|
style: eliminate equality tests with true and false
|
2014-05-31 18:00:23 -07:00 |
SConscript
|
cpu/o3: clean up rename map and free list
|
2013-10-15 14:22:44 -04:00 |
SConsopts
|
cpu_models: get rid of cpu_models.py and move the stuff into SCons
|
2010-02-26 18:14:48 -08:00 |
scoreboard.cc
|
cpu/o3: clean up scoreboard object
|
2013-10-15 14:22:43 -04:00 |
scoreboard.hh
|
scons: Fixes uninitialized warnings issued by clang
|
2014-03-07 15:56:23 -05:00 |
store_set.cc
|
LSQ: Set store predictor to periodically clear itself as recommended in the storesets paper.
|
2011-08-19 15:08:07 -05:00 |
store_set.hh
|
LSQ: Set store predictor to periodically clear itself as recommended in the storesets paper.
|
2011-08-19 15:08:07 -05:00 |
thread_context.cc
|
includes: sort all includes
|
2011-04-15 10:44:06 -07:00 |
thread_context.hh
|
cpu, arm: Allow the specification of a socket field
|
2014-05-09 18:58:46 -04:00 |
thread_context_impl.hh
|
arch, cpu: Add support for flattening misc register indexes.
|
2014-01-24 15:29:30 -06:00 |
thread_state.hh
|
cpu: Unify SimpleCPU and O3 CPU serialization code
|
2013-01-07 13:05:44 -05:00 |