2013-09-28 21:25:17 +02:00
|
|
|
[root]
|
|
|
|
type=Root
|
|
|
|
children=system
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2013-09-28 21:25:17 +02:00
|
|
|
full_system=false
|
2014-01-24 22:29:33 +01:00
|
|
|
sim_quantum=0
|
2013-09-28 21:25:17 +02:00
|
|
|
time_sync_enable=false
|
|
|
|
time_sync_period=100000000000
|
|
|
|
time_sync_spin_threshold=100000000
|
|
|
|
|
|
|
|
[system]
|
|
|
|
type=System
|
2014-09-01 23:55:52 +02:00
|
|
|
children=clk_domain cpu dvfs_handler membus monitor physmem
|
2013-09-28 21:25:17 +02:00
|
|
|
boot_osflags=a
|
|
|
|
cache_line_size=64
|
|
|
|
clk_domain=system.clk_domain
|
2016-10-14 00:21:40 +02:00
|
|
|
default_p_state=UNDEFINED
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2016-01-22 16:42:13 +01:00
|
|
|
exit_on_work_items=false
|
2013-09-28 21:25:17 +02:00
|
|
|
init_param=0
|
|
|
|
kernel=
|
2014-09-01 23:55:52 +02:00
|
|
|
kernel_addr_check=true
|
2013-09-28 21:25:17 +02:00
|
|
|
load_addr_mask=1099511627775
|
2014-09-01 23:55:52 +02:00
|
|
|
load_offset=0
|
2013-09-28 21:25:17 +02:00
|
|
|
mem_mode=timing
|
|
|
|
mem_ranges=
|
|
|
|
memories=system.physmem
|
2015-03-09 15:39:09 +01:00
|
|
|
mmap_using_noreserve=false
|
2015-11-16 12:08:57 +01:00
|
|
|
multi_thread=false
|
2013-09-28 21:25:17 +02:00
|
|
|
num_work_ids=16
|
2016-10-14 00:21:40 +02:00
|
|
|
p_state_clk_gate_bins=20
|
|
|
|
p_state_clk_gate_max=1000000000000
|
|
|
|
p_state_clk_gate_min=1000
|
|
|
|
power_model=Null
|
2013-09-28 21:25:17 +02:00
|
|
|
readfile=
|
|
|
|
symbolfile=
|
2016-04-08 18:01:45 +02:00
|
|
|
thermal_components=
|
|
|
|
thermal_model=Null
|
2013-09-28 21:25:17 +02:00
|
|
|
work_begin_ckpt_count=0
|
|
|
|
work_begin_cpu_id_exit=-1
|
|
|
|
work_begin_exit_count=0
|
|
|
|
work_cpus_ckpt_count=0
|
|
|
|
work_end_ckpt_count=0
|
|
|
|
work_end_exit_count=0
|
|
|
|
work_item_id=-1
|
|
|
|
system_port=system.membus.slave[1]
|
|
|
|
|
|
|
|
[system.clk_domain]
|
|
|
|
type=SrcClockDomain
|
|
|
|
children=voltage_domain
|
|
|
|
clock=1000
|
2014-09-01 23:55:52 +02:00
|
|
|
domain_id=-1
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2014-09-01 23:55:52 +02:00
|
|
|
init_perf_level=0
|
2013-09-28 21:25:17 +02:00
|
|
|
voltage_domain=system.clk_domain.voltage_domain
|
|
|
|
|
|
|
|
[system.clk_domain.voltage_domain]
|
|
|
|
type=VoltageDomain
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2013-09-28 21:25:17 +02:00
|
|
|
voltage=1.000000
|
|
|
|
|
|
|
|
[system.cpu]
|
|
|
|
type=TrafficGen
|
|
|
|
clk_domain=system.clk_domain
|
2016-10-14 00:21:40 +02:00
|
|
|
config_file=/work/curdun01/gem5-external.hg/tests/testing/../../tests/quick/se/70.tgen/tgen-dram-ctrl.cfg
|
|
|
|
default_p_state=UNDEFINED
|
2013-09-28 21:25:17 +02:00
|
|
|
elastic_req=false
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2016-10-14 00:21:40 +02:00
|
|
|
p_state_clk_gate_bins=20
|
|
|
|
p_state_clk_gate_max=1000000000000
|
|
|
|
p_state_clk_gate_min=1000
|
|
|
|
power_model=Null
|
|
|
|
progress_check=1000000000
|
2013-09-28 21:25:17 +02:00
|
|
|
system=system
|
|
|
|
port=system.monitor.slave
|
|
|
|
|
2014-09-01 23:55:52 +02:00
|
|
|
[system.dvfs_handler]
|
|
|
|
type=DVFSHandler
|
|
|
|
domains=
|
|
|
|
enable=false
|
|
|
|
eventq_index=0
|
|
|
|
sys_clk_domain=system.clk_domain
|
|
|
|
transition_latency=100000000
|
|
|
|
|
2013-09-28 21:25:17 +02:00
|
|
|
[system.membus]
|
2014-10-11 23:18:51 +02:00
|
|
|
type=NoncoherentXBar
|
2013-09-28 21:25:17 +02:00
|
|
|
clk_domain=system.clk_domain
|
2016-10-14 00:21:40 +02:00
|
|
|
default_p_state=UNDEFINED
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2015-03-09 15:39:09 +01:00
|
|
|
forward_latency=1
|
|
|
|
frontend_latency=2
|
2016-10-14 00:21:40 +02:00
|
|
|
p_state_clk_gate_bins=20
|
|
|
|
p_state_clk_gate_max=1000000000000
|
|
|
|
p_state_clk_gate_min=1000
|
|
|
|
power_model=Null
|
2015-03-09 15:39:09 +01:00
|
|
|
response_latency=2
|
2013-09-28 21:25:17 +02:00
|
|
|
use_default_range=false
|
|
|
|
width=16
|
|
|
|
master=system.physmem.port
|
|
|
|
slave=system.monitor.master system.system_port
|
|
|
|
|
|
|
|
[system.monitor]
|
|
|
|
type=CommMonitor
|
|
|
|
bandwidth_bins=20
|
|
|
|
burst_length_bins=20
|
|
|
|
clk_domain=system.clk_domain
|
2016-10-14 00:21:40 +02:00
|
|
|
default_p_state=UNDEFINED
|
2013-09-28 21:25:17 +02:00
|
|
|
disable_addr_dists=true
|
|
|
|
disable_bandwidth_hists=false
|
|
|
|
disable_burst_length_hists=false
|
|
|
|
disable_itt_dists=false
|
|
|
|
disable_latency_hists=false
|
|
|
|
disable_outstanding_hists=false
|
|
|
|
disable_transaction_hists=false
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2013-09-28 21:25:17 +02:00
|
|
|
itt_bins=20
|
|
|
|
itt_max_bin=100000
|
|
|
|
latency_bins=20
|
|
|
|
outstanding_bins=20
|
2016-10-14 00:21:40 +02:00
|
|
|
p_state_clk_gate_bins=20
|
|
|
|
p_state_clk_gate_max=1000000000000
|
|
|
|
p_state_clk_gate_min=1000
|
|
|
|
power_model=Null
|
2013-09-28 21:25:17 +02:00
|
|
|
read_addr_mask=18446744073709551615
|
|
|
|
sample_period=1000000000
|
2014-09-01 23:55:52 +02:00
|
|
|
system=system
|
2013-09-28 21:25:17 +02:00
|
|
|
transaction_bins=20
|
|
|
|
write_addr_mask=18446744073709551615
|
|
|
|
master=system.membus.slave[0]
|
|
|
|
slave=system.cpu.port
|
|
|
|
|
|
|
|
[system.physmem]
|
2014-09-01 23:55:52 +02:00
|
|
|
type=DRAMCtrl
|
2016-10-14 00:21:40 +02:00
|
|
|
IDD0=0.055000
|
2014-10-11 23:18:51 +02:00
|
|
|
IDD02=0.000000
|
2016-10-14 00:21:40 +02:00
|
|
|
IDD2N=0.032000
|
2014-10-11 23:18:51 +02:00
|
|
|
IDD2N2=0.000000
|
|
|
|
IDD2P0=0.000000
|
|
|
|
IDD2P02=0.000000
|
2016-10-14 00:21:40 +02:00
|
|
|
IDD2P1=0.032000
|
2014-10-11 23:18:51 +02:00
|
|
|
IDD2P12=0.000000
|
2016-10-14 00:21:40 +02:00
|
|
|
IDD3N=0.038000
|
2014-10-11 23:18:51 +02:00
|
|
|
IDD3N2=0.000000
|
|
|
|
IDD3P0=0.000000
|
|
|
|
IDD3P02=0.000000
|
2016-10-14 00:21:40 +02:00
|
|
|
IDD3P1=0.038000
|
2014-10-11 23:18:51 +02:00
|
|
|
IDD3P12=0.000000
|
2016-10-14 00:21:40 +02:00
|
|
|
IDD4R=0.157000
|
2014-10-11 23:18:51 +02:00
|
|
|
IDD4R2=0.000000
|
2016-10-14 00:21:40 +02:00
|
|
|
IDD4W=0.125000
|
2014-10-11 23:18:51 +02:00
|
|
|
IDD4W2=0.000000
|
2016-10-14 00:21:40 +02:00
|
|
|
IDD5=0.235000
|
2014-10-11 23:18:51 +02:00
|
|
|
IDD52=0.000000
|
2016-10-14 00:21:40 +02:00
|
|
|
IDD6=0.020000
|
2014-10-11 23:18:51 +02:00
|
|
|
IDD62=0.000000
|
|
|
|
VDD=1.500000
|
|
|
|
VDD2=0.000000
|
2013-09-28 21:25:17 +02:00
|
|
|
activation_limit=4
|
2015-03-09 15:39:09 +01:00
|
|
|
addr_mapping=RoRaBaCoCh
|
2014-10-11 23:18:51 +02:00
|
|
|
bank_groups_per_rank=0
|
2013-09-28 21:25:17 +02:00
|
|
|
banks_per_rank=8
|
|
|
|
burst_length=8
|
|
|
|
channels=1
|
|
|
|
clk_domain=system.clk_domain
|
|
|
|
conf_table_reported=true
|
2016-10-14 00:21:40 +02:00
|
|
|
default_p_state=UNDEFINED
|
2013-09-28 21:25:17 +02:00
|
|
|
device_bus_width=8
|
|
|
|
device_rowbuffer_size=1024
|
2015-03-09 15:39:09 +01:00
|
|
|
device_size=536870912
|
2013-09-28 21:25:17 +02:00
|
|
|
devices_per_rank=8
|
2014-10-11 23:18:51 +02:00
|
|
|
dll=true
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2013-09-28 21:25:17 +02:00
|
|
|
in_addr_map=true
|
2016-10-14 00:21:40 +02:00
|
|
|
kvm_map=true
|
2014-09-01 23:55:52 +02:00
|
|
|
max_accesses_per_row=16
|
2013-09-28 21:25:17 +02:00
|
|
|
mem_sched_policy=frfcfs
|
2014-09-01 23:55:52 +02:00
|
|
|
min_writes_per_switch=16
|
2013-09-28 21:25:17 +02:00
|
|
|
null=false
|
2016-10-14 00:21:40 +02:00
|
|
|
p_state_clk_gate_bins=20
|
|
|
|
p_state_clk_gate_max=1000000000000
|
|
|
|
p_state_clk_gate_min=1000
|
2014-09-01 23:55:52 +02:00
|
|
|
page_policy=open_adaptive
|
2016-10-14 00:21:40 +02:00
|
|
|
power_model=Null
|
|
|
|
range=0:134217727:0:0:0:0
|
2013-09-28 21:25:17 +02:00
|
|
|
ranks_per_channel=2
|
|
|
|
read_buffer_size=32
|
|
|
|
static_backend_latency=10000
|
|
|
|
static_frontend_latency=10000
|
|
|
|
tBURST=5000
|
2014-10-11 23:18:51 +02:00
|
|
|
tCCD_L=0
|
2014-09-01 23:55:52 +02:00
|
|
|
tCK=1250
|
2013-09-28 21:25:17 +02:00
|
|
|
tCL=13750
|
2014-10-11 23:18:51 +02:00
|
|
|
tCS=2500
|
2014-01-24 22:29:33 +01:00
|
|
|
tRAS=35000
|
2013-09-28 21:25:17 +02:00
|
|
|
tRCD=13750
|
|
|
|
tREFI=7800000
|
2014-09-01 23:55:52 +02:00
|
|
|
tRFC=260000
|
2013-09-28 21:25:17 +02:00
|
|
|
tRP=13750
|
2014-09-01 23:55:52 +02:00
|
|
|
tRRD=6000
|
2014-10-11 23:18:51 +02:00
|
|
|
tRRD_L=0
|
2014-09-01 23:55:52 +02:00
|
|
|
tRTP=7500
|
|
|
|
tRTW=2500
|
|
|
|
tWR=15000
|
2013-09-28 21:25:17 +02:00
|
|
|
tWTR=7500
|
2014-09-01 23:55:52 +02:00
|
|
|
tXAW=30000
|
2016-10-14 00:21:40 +02:00
|
|
|
tXP=6000
|
2014-10-11 23:18:51 +02:00
|
|
|
tXPDLL=0
|
2016-10-14 00:21:40 +02:00
|
|
|
tXS=270000
|
2014-10-11 23:18:51 +02:00
|
|
|
tXSDLL=0
|
2014-09-01 23:55:52 +02:00
|
|
|
write_buffer_size=64
|
|
|
|
write_high_thresh_perc=85
|
|
|
|
write_low_thresh_perc=50
|
2013-09-28 21:25:17 +02:00
|
|
|
port=system.membus.master[0]
|
|
|
|
|