2009-10-27 17:24:40 +01:00
|
|
|
|
|
|
|
---------- Begin Simulation Statistics ----------
|
|
|
|
sim_seconds 0.000003 # Number of seconds simulated
|
2012-08-15 16:38:05 +02:00
|
|
|
sim_ticks 2896000 # Number of ticks simulated
|
|
|
|
final_tick 2896000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
2012-01-25 18:19:50 +01:00
|
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
2012-08-15 16:38:05 +02:00
|
|
|
host_inst_rate 332855 # Simulator instruction rate (inst/s)
|
|
|
|
host_op_rate 332536 # Simulator op (including micro ops) rate (op/s)
|
|
|
|
host_tick_rate 166086520 # Simulator tick rate (ticks/s)
|
|
|
|
host_mem_usage 209936 # Number of bytes of host memory used
|
|
|
|
host_seconds 0.02 # Real time elapsed on the host
|
|
|
|
sim_insts 5793 # Number of instructions simulated
|
|
|
|
sim_ops 5793 # Number of ops (including micro ops) simulated
|
|
|
|
system.physmem.bytes_read::cpu.inst 23172 # Number of bytes read from this memory
|
|
|
|
system.physmem.bytes_read::cpu.data 3720 # Number of bytes read from this memory
|
|
|
|
system.physmem.bytes_read::total 26892 # Number of bytes read from this memory
|
|
|
|
system.physmem.bytes_inst_read::cpu.inst 23172 # Number of instructions bytes read from this memory
|
|
|
|
system.physmem.bytes_inst_read::total 23172 # Number of instructions bytes read from this memory
|
2012-06-05 07:23:16 +02:00
|
|
|
system.physmem.bytes_written::cpu.data 4209 # Number of bytes written to this memory
|
|
|
|
system.physmem.bytes_written::total 4209 # Number of bytes written to this memory
|
2012-08-15 16:38:05 +02:00
|
|
|
system.physmem.num_reads::cpu.inst 5793 # Number of read requests responded to by this memory
|
|
|
|
system.physmem.num_reads::cpu.data 961 # Number of read requests responded to by this memory
|
|
|
|
system.physmem.num_reads::total 6754 # Number of read requests responded to by this memory
|
2012-06-05 07:23:16 +02:00
|
|
|
system.physmem.num_writes::cpu.data 1046 # Number of write requests responded to by this memory
|
|
|
|
system.physmem.num_writes::total 1046 # Number of write requests responded to by this memory
|
2012-08-15 16:38:05 +02:00
|
|
|
system.physmem.bw_read::cpu.inst 8001381215 # Total read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_read::cpu.data 1284530387 # Total read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_read::total 9285911602 # Total read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_inst_read::cpu.inst 8001381215 # Instruction read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_inst_read::total 8001381215 # Instruction read bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_write::cpu.data 1453383978 # Write bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_write::total 1453383978 # Write bandwidth from this memory (bytes/s)
|
|
|
|
system.physmem.bw_total::cpu.inst 8001381215 # Total bandwidth to/from this memory (bytes/s)
|
|
|
|
system.physmem.bw_total::cpu.data 2737914365 # Total bandwidth to/from this memory (bytes/s)
|
|
|
|
system.physmem.bw_total::total 10739295580 # Total bandwidth to/from this memory (bytes/s)
|
2009-10-27 17:24:40 +01:00
|
|
|
system.cpu.dtb.read_hits 0 # DTB read hits
|
|
|
|
system.cpu.dtb.read_misses 0 # DTB read misses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.dtb.read_accesses 0 # DTB read accesses
|
2009-10-27 17:24:40 +01:00
|
|
|
system.cpu.dtb.write_hits 0 # DTB write hits
|
|
|
|
system.cpu.dtb.write_misses 0 # DTB write misses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.dtb.write_accesses 0 # DTB write accesses
|
|
|
|
system.cpu.dtb.hits 0 # DTB hits
|
|
|
|
system.cpu.dtb.misses 0 # DTB misses
|
|
|
|
system.cpu.dtb.accesses 0 # DTB accesses
|
2009-10-27 17:24:40 +01:00
|
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
2009-10-27 17:24:40 +01:00
|
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
|
|
system.cpu.itb.hits 0 # DTB hits
|
|
|
|
system.cpu.itb.misses 0 # DTB misses
|
|
|
|
system.cpu.itb.accesses 0 # DTB accesses
|
|
|
|
system.cpu.workload.num_syscalls 9 # Number of system calls
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.numCycles 5793 # number of cpu cycles simulated
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.committedInsts 5793 # Number of instructions committed
|
|
|
|
system.cpu.committedOps 5793 # Number of ops (including micro ops) committed
|
|
|
|
system.cpu.num_int_alu_accesses 5698 # Number of integer alu accesses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.num_fp_alu_accesses 22 # Number of float alu accesses
|
|
|
|
system.cpu.num_func_calls 200 # number of times a function call or return occured
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.num_conditional_control_insts 895 # number of instructions that are conditional controls
|
|
|
|
system.cpu.num_int_insts 5698 # number of integer instructions
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.num_fp_insts 22 # number of float instructions
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.num_int_register_reads 9529 # number of times the integer registers were read
|
|
|
|
system.cpu.num_int_register_writes 4996 # number of times the integer registers were written
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.num_fp_register_reads 20 # number of times the floating registers were read
|
|
|
|
system.cpu.num_fp_register_writes 2 # number of times the floating registers were written
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.num_mem_refs 2007 # number of memory refs
|
|
|
|
system.cpu.num_load_insts 961 # Number of load instructions
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.num_store_insts 1046 # Number of store instructions
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.num_idle_cycles 0 # Number of idle cycles
|
2012-08-15 16:38:05 +02:00
|
|
|
system.cpu.num_busy_cycles 5793 # Number of busy cycles
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
2009-10-27 17:24:40 +01:00
|
|
|
|
|
|
|
---------- End Simulation Statistics ----------
|