gem5/tests/long/70.twolf/ref/arm/linux/simple-atomic/config.ini

100 lines
1.7 KiB
INI
Raw Normal View History

2010-07-27 07:03:44 +02:00
[root]
type=Root
children=system
2011-02-08 04:23:13 +01:00
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000
2010-07-27 07:03:44 +02:00
[system]
type=System
children=cpu membus physmem
mem_mode=atomic
physmem=system.physmem
2011-02-08 04:23:13 +01:00
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
2010-07-27 07:03:44 +02:00
[system.cpu]
type=AtomicSimpleCPU
children=dtb itb tracer workload
checker=Null
clock=500
cpu_id=0
defer_registration=false
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.cpu.dtb
function_trace=false
function_trace_start=0
itb=system.cpu.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
phase=0
progress_interval=0
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu.tracer
width=1
workload=system.cpu.workload
dcache_port=system.membus.port[2]
icache_port=system.membus.port[1]
[system.cpu.dtb]
type=ArmTLB
size=64
[system.cpu.itb]
type=ArmTLB
size=64
[system.cpu.tracer]
type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=twolf smred
2011-04-20 03:45:23 +02:00
cwd=build/ARM_SE/tests/fast/long/70.twolf/arm/linux/simple-atomic
2010-07-27 07:03:44 +02:00
egid=100
env=
errout=cerr
euid=100
2011-04-20 03:45:23 +02:00
executable=/dist/m5/cpu2000/binaries/arm/linux/twolf
2010-07-27 07:03:44 +02:00
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100
[system.membus]
type=Bus
block_size=64
bus_id=0
clock=1000
header_cycles=1
use_default_range=false
2010-07-27 07:03:44 +02:00
width=64
port=system.physmem.port[0] system.cpu.icache_port system.cpu.dcache_port
[system.physmem]
type=PhysicalMemory
file=
latency=30000
latency_var=0
null=false
range=0:134217727
zero=false
port=system.membus.port[0]