2013-09-28 21:25:17 +02:00
|
|
|
[root]
|
|
|
|
type=Root
|
|
|
|
children=system
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2013-09-28 21:25:17 +02:00
|
|
|
full_system=false
|
2014-01-24 22:29:33 +01:00
|
|
|
sim_quantum=0
|
2013-09-28 21:25:17 +02:00
|
|
|
time_sync_enable=false
|
|
|
|
time_sync_period=100000000000
|
|
|
|
time_sync_spin_threshold=100000000
|
|
|
|
|
|
|
|
[system]
|
|
|
|
type=System
|
2014-09-01 23:55:52 +02:00
|
|
|
children=clk_domain cpu dvfs_handler membus monitor physmem
|
2013-09-28 21:25:17 +02:00
|
|
|
boot_osflags=a
|
|
|
|
cache_line_size=64
|
|
|
|
clk_domain=system.clk_domain
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2016-01-22 16:42:13 +01:00
|
|
|
exit_on_work_items=false
|
2013-09-28 21:25:17 +02:00
|
|
|
init_param=0
|
|
|
|
kernel=
|
2014-09-01 23:55:52 +02:00
|
|
|
kernel_addr_check=true
|
2013-09-28 21:25:17 +02:00
|
|
|
load_addr_mask=1099511627775
|
2014-09-01 23:55:52 +02:00
|
|
|
load_offset=0
|
2013-09-28 21:25:17 +02:00
|
|
|
mem_mode=timing
|
|
|
|
mem_ranges=
|
|
|
|
memories=system.physmem
|
2015-03-09 15:39:09 +01:00
|
|
|
mmap_using_noreserve=false
|
2015-11-16 12:08:57 +01:00
|
|
|
multi_thread=false
|
2013-09-28 21:25:17 +02:00
|
|
|
num_work_ids=16
|
|
|
|
readfile=
|
|
|
|
symbolfile=
|
2016-04-08 18:01:45 +02:00
|
|
|
thermal_components=
|
|
|
|
thermal_model=Null
|
2013-09-28 21:25:17 +02:00
|
|
|
work_begin_ckpt_count=0
|
|
|
|
work_begin_cpu_id_exit=-1
|
|
|
|
work_begin_exit_count=0
|
|
|
|
work_cpus_ckpt_count=0
|
|
|
|
work_end_ckpt_count=0
|
|
|
|
work_end_exit_count=0
|
|
|
|
work_item_id=-1
|
|
|
|
system_port=system.membus.slave[1]
|
|
|
|
|
|
|
|
[system.clk_domain]
|
|
|
|
type=SrcClockDomain
|
|
|
|
children=voltage_domain
|
|
|
|
clock=1000
|
2014-09-01 23:55:52 +02:00
|
|
|
domain_id=-1
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2014-09-01 23:55:52 +02:00
|
|
|
init_perf_level=0
|
2013-09-28 21:25:17 +02:00
|
|
|
voltage_domain=system.clk_domain.voltage_domain
|
|
|
|
|
|
|
|
[system.clk_domain.voltage_domain]
|
|
|
|
type=VoltageDomain
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2013-09-28 21:25:17 +02:00
|
|
|
voltage=1.000000
|
|
|
|
|
|
|
|
[system.cpu]
|
|
|
|
type=TrafficGen
|
|
|
|
clk_domain=system.clk_domain
|
|
|
|
config_file=tests/quick/se/70.tgen/tgen-simple-mem.cfg
|
|
|
|
elastic_req=false
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2013-09-28 21:25:17 +02:00
|
|
|
system=system
|
|
|
|
port=system.monitor.slave
|
|
|
|
|
2014-09-01 23:55:52 +02:00
|
|
|
[system.dvfs_handler]
|
|
|
|
type=DVFSHandler
|
|
|
|
domains=
|
|
|
|
enable=false
|
|
|
|
eventq_index=0
|
|
|
|
sys_clk_domain=system.clk_domain
|
|
|
|
transition_latency=100000000
|
|
|
|
|
2013-09-28 21:25:17 +02:00
|
|
|
[system.membus]
|
2014-10-11 23:18:51 +02:00
|
|
|
type=NoncoherentXBar
|
2013-09-28 21:25:17 +02:00
|
|
|
clk_domain=system.clk_domain
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2015-03-09 15:39:09 +01:00
|
|
|
forward_latency=1
|
|
|
|
frontend_latency=2
|
|
|
|
response_latency=2
|
2013-09-28 21:25:17 +02:00
|
|
|
use_default_range=false
|
|
|
|
width=16
|
|
|
|
master=system.physmem.port
|
|
|
|
slave=system.monitor.master system.system_port
|
|
|
|
|
|
|
|
[system.monitor]
|
|
|
|
type=CommMonitor
|
2015-08-04 11:29:13 +02:00
|
|
|
children=stackdist trace
|
2013-09-28 21:25:17 +02:00
|
|
|
bandwidth_bins=20
|
|
|
|
burst_length_bins=20
|
|
|
|
clk_domain=system.clk_domain
|
|
|
|
disable_addr_dists=true
|
|
|
|
disable_bandwidth_hists=false
|
|
|
|
disable_burst_length_hists=false
|
|
|
|
disable_itt_dists=false
|
|
|
|
disable_latency_hists=false
|
|
|
|
disable_outstanding_hists=false
|
|
|
|
disable_transaction_hists=false
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2013-09-28 21:25:17 +02:00
|
|
|
itt_bins=20
|
|
|
|
itt_max_bin=100000
|
|
|
|
latency_bins=20
|
|
|
|
outstanding_bins=20
|
|
|
|
read_addr_mask=18446744073709551615
|
|
|
|
sample_period=1000000000
|
2014-09-01 23:55:52 +02:00
|
|
|
system=system
|
2013-09-28 21:25:17 +02:00
|
|
|
transaction_bins=20
|
|
|
|
write_addr_mask=18446744073709551615
|
|
|
|
master=system.membus.slave[0]
|
|
|
|
slave=system.cpu.port
|
|
|
|
|
2015-08-04 11:29:13 +02:00
|
|
|
[system.monitor.stackdist]
|
|
|
|
type=StackDistProbe
|
2015-03-09 15:39:09 +01:00
|
|
|
disable_linear_hists=false
|
|
|
|
disable_log_hists=false
|
|
|
|
eventq_index=0
|
2015-08-04 11:29:13 +02:00
|
|
|
line_size=64
|
2015-03-09 15:39:09 +01:00
|
|
|
linear_hist_bins=16
|
|
|
|
log_hist_bins=32
|
2015-08-04 11:29:13 +02:00
|
|
|
manager=system.monitor
|
|
|
|
probe_name=PktRequest
|
|
|
|
system=system
|
2015-03-09 15:39:09 +01:00
|
|
|
verify=true
|
|
|
|
|
2015-08-04 11:29:13 +02:00
|
|
|
[system.monitor.trace]
|
|
|
|
type=MemTraceProbe
|
|
|
|
eventq_index=0
|
|
|
|
manager=system.monitor
|
|
|
|
probe_name=PktRequest
|
|
|
|
trace_compress=true
|
|
|
|
trace_file=monitor.ptrc.gz
|
2016-04-08 18:01:45 +02:00
|
|
|
with_pc=false
|
2015-08-04 11:29:13 +02:00
|
|
|
|
2013-09-28 21:25:17 +02:00
|
|
|
[system.physmem]
|
|
|
|
type=SimpleMemory
|
|
|
|
bandwidth=73.000000
|
|
|
|
clk_domain=system.clk_domain
|
|
|
|
conf_table_reported=true
|
2014-01-24 22:29:33 +01:00
|
|
|
eventq_index=0
|
2013-09-28 21:25:17 +02:00
|
|
|
in_addr_map=true
|
|
|
|
latency=30000
|
|
|
|
latency_var=0
|
|
|
|
null=false
|
|
|
|
range=0:134217727
|
|
|
|
port=system.membus.master[0]
|
|
|
|
|