2013-01-24 19:29:00 +01:00
|
|
|
Redirecting stdout to build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing/simout
|
|
|
|
Redirecting stderr to build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing/simerr
|
2011-06-11 04:15:34 +02:00
|
|
|
gem5 Simulator System. http://gem5.org
|
|
|
|
gem5 is copyrighted software; use the --copyright option for details.
|
2008-07-22 23:00:18 +02:00
|
|
|
|
2013-03-28 00:36:21 +01:00
|
|
|
gem5 compiled Mar 26 2013 15:04:14
|
|
|
|
gem5 started Mar 26 2013 15:04:37
|
2013-01-24 19:29:00 +01:00
|
|
|
gem5 executing on ribera.cs.wisc.edu
|
2012-08-15 16:38:05 +02:00
|
|
|
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing -re tests/run.py build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing
|
2008-07-22 23:00:18 +02:00
|
|
|
Global frequency set at 1000000000000 ticks per second
|
2008-11-06 17:11:42 +01:00
|
|
|
info: Entering event queue @ 0. Starting simulation...
|
2007-04-09 09:59:56 +02:00
|
|
|
Begining test of difficult SPARC instructions...
|
|
|
|
LDSTUB: Passed
|
|
|
|
SWAP: Passed
|
|
|
|
CAS FAIL: Passed
|
|
|
|
CAS WORK: Passed
|
|
|
|
CASX FAIL: Passed
|
|
|
|
CASX WORK: Passed
|
|
|
|
LDTX: Passed
|
|
|
|
LDTW: Passed
|
|
|
|
STTW: Passed
|
|
|
|
Done
|
2013-03-28 00:36:21 +01:00
|
|
|
Exiting @ tick 23775500 because target called exit()
|