2007-07-29 05:30:43 +02:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2001-2005 The Regents of The University of Michigan
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are
|
|
|
|
* met: redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer;
|
|
|
|
* redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution;
|
|
|
|
* neither the name of the copyright holders nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived from
|
|
|
|
* this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
* Authors: Steve Reinhardt
|
|
|
|
* Nathan Binkert
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __INTELTRACE_HH__
|
|
|
|
#define __INTELTRACE_HH__
|
|
|
|
|
|
|
|
#include "base/trace.hh"
|
|
|
|
#include "cpu/static_inst.hh"
|
2007-08-30 21:16:59 +02:00
|
|
|
#include "params/IntelTrace.hh"
|
2009-05-17 23:34:50 +02:00
|
|
|
#include "base/types.hh"
|
2007-07-29 05:30:43 +02:00
|
|
|
#include "sim/insttracer.hh"
|
|
|
|
|
|
|
|
class ThreadContext;
|
|
|
|
|
|
|
|
|
|
|
|
namespace Trace {
|
|
|
|
|
|
|
|
class IntelTraceRecord : public InstRecord
|
|
|
|
{
|
|
|
|
public:
|
|
|
|
IntelTraceRecord(Tick _when, ThreadContext *_thread,
|
2009-01-07 07:34:18 +01:00
|
|
|
const StaticInstPtr _staticInst, Addr _pc, bool spec,
|
|
|
|
const StaticInstPtr _macroStaticInst = NULL, MicroPC _upc = 0)
|
|
|
|
: InstRecord(_when, _thread, _staticInst, _pc, spec,
|
|
|
|
_macroStaticInst, _upc)
|
2007-07-29 05:30:43 +02:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
void dump();
|
|
|
|
};
|
|
|
|
|
|
|
|
class IntelTrace : public InstTracer
|
|
|
|
{
|
|
|
|
public:
|
|
|
|
|
2007-08-30 21:16:59 +02:00
|
|
|
IntelTrace(const IntelTraceParams *p) : InstTracer(p)
|
2007-07-29 05:30:43 +02:00
|
|
|
{}
|
|
|
|
|
|
|
|
IntelTraceRecord *
|
|
|
|
getInstRecord(Tick when, ThreadContext *tc,
|
2009-01-07 07:34:18 +01:00
|
|
|
const StaticInstPtr staticInst, Addr pc,
|
|
|
|
const StaticInstPtr macroStaticInst = NULL, MicroPC upc = 0)
|
2007-07-29 05:30:43 +02:00
|
|
|
{
|
|
|
|
if (!IsOn(ExecEnable))
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
if (!Trace::enabled)
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
if (!IsOn(ExecSpeculative) && tc->misspeculating())
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
return new IntelTraceRecord(when, tc,
|
2009-01-07 07:34:18 +01:00
|
|
|
staticInst, pc, tc->misspeculating(), macroStaticInst, upc);
|
2007-07-29 05:30:43 +02:00
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
/* namespace Trace */ }
|
|
|
|
|
|
|
|
#endif // __EXETRACE_HH__
|