gem5/tests/quick/02.insttest/ref/sparc/linux/o3-timing/simout

22 lines
773 B
Text
Raw Normal View History

2011-06-11 04:15:34 +02:00
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
2011-08-19 22:08:06 +02:00
gem5 compiled Jul 15 2011 17:51:42
gem5 started Jul 15 2011 20:49:40
gem5 executing on u200439-lin.austin.arm.com
2011-06-11 04:15:34 +02:00
command line: build/SPARC_SE/gem5.opt -d build/SPARC_SE/tests/opt/quick/02.insttest/sparc/linux/o3-timing -re tests/run.py build/SPARC_SE/tests/opt/quick/02.insttest/sparc/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
Begining test of difficult SPARC instructions...
LDSTUB: Passed
SWAP: Passed
CAS FAIL: Passed
CAS WORK: Passed
CASX FAIL: Passed
CASX WORK: Passed
LDTX: Passed
LDTW: Passed
STTW: Passed
Done
2011-08-19 22:08:06 +02:00
Exiting @ tick 18114000 because target called exit()