2007-03-15 03:47:42 +01:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2007 The Hewlett-Packard Development Company
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
2010-05-24 07:44:15 +02:00
|
|
|
* The license below extends only to copyright in the software and shall
|
|
|
|
* not be construed as granting a license to any other intellectual
|
|
|
|
* property including but not limited to intellectual property relating
|
|
|
|
* to a hardware implementation of the functionality of the software
|
|
|
|
* licensed hereunder. You may use the software subject to the license
|
|
|
|
* terms below provided that you ensure that this notice is replicated
|
|
|
|
* unmodified and in its entirety in all distributions of the software,
|
|
|
|
* modified or unmodified, in source code or in binary form.
|
2007-03-15 03:47:42 +01:00
|
|
|
*
|
2010-05-24 07:44:15 +02:00
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are
|
|
|
|
* met: redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer;
|
|
|
|
* redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution;
|
|
|
|
* neither the name of the copyright holders nor the names of its
|
2007-03-15 03:47:42 +01:00
|
|
|
* contributors may be used to endorse or promote products derived from
|
2010-05-24 07:44:15 +02:00
|
|
|
* this software without specific prior written permission.
|
2007-03-15 03:47:42 +01:00
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
* Authors: Gabe Black
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __ARCH_X86_PREDECODER_HH__
|
|
|
|
#define __ARCH_X86_PREDECODER_HH__
|
|
|
|
|
2008-10-10 19:15:00 +02:00
|
|
|
#include <cassert>
|
|
|
|
|
2007-03-15 03:47:42 +01:00
|
|
|
#include "arch/x86/types.hh"
|
2009-04-27 01:49:24 +02:00
|
|
|
#include "arch/x86/miscregs.hh"
|
2007-03-15 20:16:39 +01:00
|
|
|
#include "base/bitfield.hh"
|
2007-05-31 15:50:35 +02:00
|
|
|
#include "base/misc.hh"
|
|
|
|
#include "base/trace.hh"
|
2009-05-17 23:34:50 +02:00
|
|
|
#include "base/types.hh"
|
2007-03-15 03:47:42 +01:00
|
|
|
|
|
|
|
class ThreadContext;
|
|
|
|
|
|
|
|
namespace X86ISA
|
|
|
|
{
|
|
|
|
class Predecoder
|
|
|
|
{
|
|
|
|
private:
|
2007-03-15 16:29:39 +01:00
|
|
|
//These are defined and documented in predecoder_tables.cc
|
2007-03-15 03:47:42 +01:00
|
|
|
static const uint8_t Prefixes[256];
|
|
|
|
static const uint8_t UsesModRM[2][256];
|
2007-03-15 16:29:39 +01:00
|
|
|
static const uint8_t ImmediateType[2][256];
|
2007-04-06 17:19:23 +02:00
|
|
|
static const uint8_t SizeTypeToSize[3][10];
|
2007-03-15 03:47:42 +01:00
|
|
|
|
|
|
|
protected:
|
|
|
|
ThreadContext * tc;
|
|
|
|
//The bytes to be predecoded
|
|
|
|
MachInst fetchChunk;
|
|
|
|
//The pc of the start of fetchChunk
|
|
|
|
Addr basePC;
|
2007-05-31 15:50:35 +02:00
|
|
|
//The pc the current instruction started at
|
|
|
|
Addr origPC;
|
2007-03-15 03:47:42 +01:00
|
|
|
//The offset into fetchChunk of current processing
|
|
|
|
int offset;
|
|
|
|
//The extended machine instruction being generated
|
|
|
|
ExtMachInst emi;
|
2009-04-27 01:49:24 +02:00
|
|
|
HandyM5Reg m5Reg;
|
2007-03-15 03:47:42 +01:00
|
|
|
|
2007-03-15 20:16:39 +01:00
|
|
|
inline uint8_t getNextByte()
|
|
|
|
{
|
2009-04-27 01:49:24 +02:00
|
|
|
return ((uint8_t *)&fetchChunk)[offset];
|
2007-03-15 20:16:39 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
void getImmediate(int &collected, uint64_t ¤t, int size)
|
|
|
|
{
|
|
|
|
//Figure out how many bytes we still need to get for the
|
|
|
|
//immediate.
|
|
|
|
int toGet = size - collected;
|
|
|
|
//Figure out how many bytes are left in our "buffer"
|
|
|
|
int remaining = sizeof(MachInst) - offset;
|
|
|
|
//Get as much as we need, up to the amount available.
|
|
|
|
toGet = toGet > remaining ? remaining : toGet;
|
|
|
|
|
|
|
|
//Shift the bytes we want to be all the way to the right
|
2007-07-22 04:34:52 +02:00
|
|
|
uint64_t partialImm = fetchChunk >> (offset * 8);
|
2007-03-15 20:16:39 +01:00
|
|
|
//Mask off what we don't want
|
2007-07-22 04:34:52 +02:00
|
|
|
partialImm &= mask(toGet * 8);
|
2007-03-15 20:16:39 +01:00
|
|
|
//Shift it over to overlay with our displacement.
|
2007-07-22 04:34:52 +02:00
|
|
|
partialImm <<= (immediateCollected * 8);
|
2007-03-15 20:16:39 +01:00
|
|
|
//Put it into our displacement
|
2007-07-22 04:34:52 +02:00
|
|
|
current |= partialImm;
|
2007-03-15 20:16:39 +01:00
|
|
|
//Update how many bytes we've collected.
|
|
|
|
collected += toGet;
|
|
|
|
consumeBytes(toGet);
|
|
|
|
}
|
|
|
|
|
|
|
|
inline void consumeByte()
|
|
|
|
{
|
|
|
|
offset++;
|
|
|
|
assert(offset <= sizeof(MachInst));
|
|
|
|
if(offset == sizeof(MachInst))
|
|
|
|
outOfBytes = true;
|
|
|
|
}
|
|
|
|
|
|
|
|
inline void consumeBytes(int numBytes)
|
|
|
|
{
|
|
|
|
offset += numBytes;
|
|
|
|
assert(offset <= sizeof(MachInst));
|
|
|
|
if(offset == sizeof(MachInst))
|
|
|
|
outOfBytes = true;
|
|
|
|
}
|
|
|
|
|
2007-10-03 07:21:38 +02:00
|
|
|
void doReset();
|
2007-05-31 15:50:35 +02:00
|
|
|
|
2007-03-15 03:47:42 +01:00
|
|
|
//State machine state
|
|
|
|
protected:
|
|
|
|
//Whether or not we're out of bytes
|
|
|
|
bool outOfBytes;
|
|
|
|
//Whether we've completed generating an ExtMachInst
|
|
|
|
bool emiIsReady;
|
|
|
|
//The size of the displacement value
|
|
|
|
int displacementSize;
|
|
|
|
//The size of the immediate value
|
|
|
|
int immediateSize;
|
2007-07-22 04:34:52 +02:00
|
|
|
//This is how much of any immediate value we've gotten. This is used
|
|
|
|
//for both the actual immediate and the displacement.
|
2007-03-15 03:47:42 +01:00
|
|
|
int immediateCollected;
|
|
|
|
|
|
|
|
enum State {
|
2007-05-31 15:50:35 +02:00
|
|
|
ResetState,
|
2007-03-21 20:19:53 +01:00
|
|
|
PrefixState,
|
|
|
|
OpcodeState,
|
|
|
|
ModRMState,
|
|
|
|
SIBState,
|
|
|
|
DisplacementState,
|
|
|
|
ImmediateState,
|
2007-03-15 20:16:39 +01:00
|
|
|
//We should never get to this state. Getting here is an error.
|
|
|
|
ErrorState
|
2007-03-15 03:47:42 +01:00
|
|
|
};
|
|
|
|
|
|
|
|
State state;
|
|
|
|
|
2007-03-15 20:16:39 +01:00
|
|
|
//Functions to handle each of the states
|
|
|
|
State doPrefixState(uint8_t);
|
|
|
|
State doOpcodeState(uint8_t);
|
|
|
|
State doModRMState(uint8_t);
|
|
|
|
State doSIBState(uint8_t);
|
|
|
|
State doDisplacementState();
|
|
|
|
State doImmediateState();
|
|
|
|
|
2007-03-15 03:47:42 +01:00
|
|
|
public:
|
|
|
|
Predecoder(ThreadContext * _tc) :
|
2007-05-31 15:50:35 +02:00
|
|
|
tc(_tc), basePC(0), origPC(0), offset(0),
|
2007-03-15 03:47:42 +01:00
|
|
|
outOfBytes(true), emiIsReady(false),
|
2007-05-31 15:50:35 +02:00
|
|
|
state(ResetState)
|
2007-06-14 15:50:58 +02:00
|
|
|
{
|
|
|
|
emi.mode.mode = LongMode;
|
|
|
|
emi.mode.submode = SixtyFourBitMode;
|
2009-04-27 01:49:24 +02:00
|
|
|
m5Reg = 0;
|
2007-06-14 15:50:58 +02:00
|
|
|
}
|
2007-03-15 03:47:42 +01:00
|
|
|
|
2007-10-03 07:21:38 +02:00
|
|
|
void reset()
|
|
|
|
{
|
|
|
|
state = ResetState;
|
|
|
|
}
|
|
|
|
|
2007-03-15 03:47:42 +01:00
|
|
|
ThreadContext * getTC()
|
|
|
|
{
|
|
|
|
return tc;
|
|
|
|
}
|
|
|
|
|
|
|
|
void setTC(ThreadContext * _tc)
|
|
|
|
{
|
|
|
|
tc = _tc;
|
|
|
|
}
|
|
|
|
|
2007-03-15 20:16:37 +01:00
|
|
|
void process();
|
2007-03-15 03:47:42 +01:00
|
|
|
|
|
|
|
//Use this to give data to the predecoder. This should be used
|
|
|
|
//when there is control flow.
|
2007-06-19 20:17:34 +02:00
|
|
|
void moreBytes(Addr pc, Addr fetchPC, MachInst data)
|
2007-03-15 03:47:42 +01:00
|
|
|
{
|
2007-06-19 20:17:34 +02:00
|
|
|
DPRINTF(Predecoder, "Getting more bytes.\n");
|
2007-06-13 22:09:03 +02:00
|
|
|
basePC = fetchPC;
|
2007-06-19 20:17:34 +02:00
|
|
|
offset = (fetchPC >= pc) ? 0 : pc - fetchPC;
|
2007-03-15 03:47:42 +01:00
|
|
|
fetchChunk = data;
|
|
|
|
outOfBytes = false;
|
|
|
|
process();
|
|
|
|
}
|
|
|
|
|
|
|
|
bool needMoreBytes()
|
|
|
|
{
|
|
|
|
return outOfBytes;
|
|
|
|
}
|
|
|
|
|
|
|
|
bool extMachInstReady()
|
|
|
|
{
|
|
|
|
return emiIsReady;
|
|
|
|
}
|
|
|
|
|
|
|
|
//This returns a constant reference to the ExtMachInst to avoid a copy
|
|
|
|
const ExtMachInst & getExtMachInst()
|
|
|
|
{
|
|
|
|
assert(emiIsReady);
|
|
|
|
emiIsReady = false;
|
|
|
|
return emi;
|
|
|
|
}
|
2007-05-31 15:50:35 +02:00
|
|
|
|
|
|
|
int getInstSize()
|
|
|
|
{
|
|
|
|
DPRINTF(Predecoder,
|
|
|
|
"Calculating the instruction size: "
|
|
|
|
"basePC: %#x offset: %#x origPC: %#x\n",
|
|
|
|
basePC, offset, origPC);
|
|
|
|
return basePC + offset - origPC;
|
|
|
|
}
|
2007-03-15 03:47:42 +01:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
#endif // __ARCH_X86_PREDECODER_HH__
|