2009-02-11 00:49:29 +01:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2007 MIPS Technologies, Inc.
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are
|
|
|
|
* met: redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer;
|
|
|
|
* redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution;
|
|
|
|
* neither the name of the copyright holders nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived from
|
|
|
|
* this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
* Authors: Korey Sewell
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "arch/isa_traits.hh"
|
2009-09-23 17:34:21 +02:00
|
|
|
#include "config/the_isa.hh"
|
2009-02-11 00:49:29 +01:00
|
|
|
#include "cpu/inorder/thread_context.hh"
|
2011-04-15 19:44:06 +02:00
|
|
|
#include "cpu/exetrace.hh"
|
2011-04-15 19:44:32 +02:00
|
|
|
#include "debug/InOrderCPU.hh"
|
2009-02-11 00:49:29 +01:00
|
|
|
|
|
|
|
using namespace TheISA;
|
|
|
|
|
2009-09-15 07:44:48 +02:00
|
|
|
#if FULL_SYSTEM
|
|
|
|
|
|
|
|
VirtualPort *
|
|
|
|
InOrderThreadContext::getVirtPort()
|
|
|
|
{
|
|
|
|
return thread->getVirtPort();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::dumpFuncProfile()
|
|
|
|
{
|
|
|
|
thread->dumpFuncProfile();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
Tick
|
|
|
|
InOrderThreadContext::readLastActivate()
|
|
|
|
{
|
|
|
|
return thread->lastActivate;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
Tick
|
|
|
|
InOrderThreadContext::readLastSuspend()
|
|
|
|
{
|
|
|
|
return thread->lastSuspend;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::profileClear()
|
|
|
|
{
|
|
|
|
thread->profileClear();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::profileSample()
|
|
|
|
{
|
|
|
|
thread->profileSample();
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2009-02-11 00:49:29 +01:00
|
|
|
void
|
|
|
|
InOrderThreadContext::takeOverFrom(ThreadContext *old_context)
|
|
|
|
{
|
|
|
|
// some things should already be set up
|
2009-09-15 07:44:48 +02:00
|
|
|
assert(getSystemPtr() == old_context->getSystemPtr());
|
|
|
|
#if !FULL_SYSTEM
|
2009-02-11 00:49:29 +01:00
|
|
|
assert(getProcessPtr() == old_context->getProcessPtr());
|
2009-09-15 07:44:48 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
|
2009-02-11 00:49:29 +01:00
|
|
|
|
|
|
|
// copy over functional state
|
|
|
|
setStatus(old_context->status());
|
|
|
|
copyArchRegs(old_context);
|
|
|
|
|
2009-09-15 07:44:48 +02:00
|
|
|
#if !FULL_SYSTEM
|
2009-02-11 00:49:29 +01:00
|
|
|
thread->funcExeInst = old_context->readFuncExeInst();
|
2009-09-15 07:44:48 +02:00
|
|
|
#endif
|
|
|
|
|
2009-04-15 22:13:47 +02:00
|
|
|
old_context->setStatus(ThreadContext::Halted);
|
2009-09-15 07:44:48 +02:00
|
|
|
|
2009-02-11 00:49:29 +01:00
|
|
|
thread->inSyscall = false;
|
|
|
|
thread->trapPending = false;
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::activate(int delay)
|
|
|
|
{
|
|
|
|
DPRINTF(InOrderCPU, "Calling activate on Thread Context %d\n",
|
|
|
|
getThreadNum());
|
|
|
|
|
|
|
|
if (thread->status() == ThreadContext::Active)
|
|
|
|
return;
|
|
|
|
|
|
|
|
thread->setStatus(ThreadContext::Active);
|
|
|
|
|
2011-06-20 03:43:33 +02:00
|
|
|
cpu->activateContext(thread->threadId(), delay);
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::suspend(int delay)
|
|
|
|
{
|
|
|
|
DPRINTF(InOrderCPU, "Calling suspend on Thread Context %d\n",
|
|
|
|
getThreadNum());
|
|
|
|
|
|
|
|
if (thread->status() == ThreadContext::Suspended)
|
|
|
|
return;
|
|
|
|
|
|
|
|
thread->setStatus(ThreadContext::Suspended);
|
2011-06-20 03:43:33 +02:00
|
|
|
cpu->suspendContext(thread->threadId(), delay);
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::halt(int delay)
|
|
|
|
{
|
|
|
|
DPRINTF(InOrderCPU, "Calling halt on Thread Context %d\n",
|
|
|
|
getThreadNum());
|
|
|
|
|
|
|
|
if (thread->status() == ThreadContext::Halted)
|
|
|
|
return;
|
|
|
|
|
|
|
|
thread->setStatus(ThreadContext::Halted);
|
2011-06-20 03:43:33 +02:00
|
|
|
cpu->haltContext(thread->threadId(), delay);
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::regStats(const std::string &name)
|
|
|
|
{
|
|
|
|
#if FULL_SYSTEM
|
2011-06-20 03:43:39 +02:00
|
|
|
thread->kernelStats = new TheISA::Kernel::Statistics(cpu->system);
|
|
|
|
thread->kernelStats->regStats(name + ".kern");
|
2009-02-11 00:49:29 +01:00
|
|
|
#endif
|
|
|
|
;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::serialize(std::ostream &os)
|
|
|
|
{
|
2009-09-15 07:44:48 +02:00
|
|
|
panic("serialize unimplemented");
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::unserialize(Checkpoint *cp, const std::string §ion)
|
|
|
|
{
|
2009-09-15 07:44:48 +02:00
|
|
|
panic("unserialize unimplemented");
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2009-02-20 17:02:48 +01:00
|
|
|
InOrderThreadContext::copyArchRegs(ThreadContext *src_tc)
|
2009-02-11 00:49:29 +01:00
|
|
|
{
|
2009-02-20 17:02:48 +01:00
|
|
|
TheISA::copyRegs(src_tc, this);
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::clearArchRegs()
|
2011-06-20 03:43:33 +02:00
|
|
|
{
|
|
|
|
cpu->isa[thread->threadId()].clear();
|
|
|
|
}
|
2009-02-11 00:49:29 +01:00
|
|
|
|
|
|
|
|
|
|
|
uint64_t
|
|
|
|
InOrderThreadContext::readIntReg(int reg_idx)
|
|
|
|
{
|
2011-06-20 03:43:33 +02:00
|
|
|
ThreadID tid = thread->threadId();
|
|
|
|
reg_idx = cpu->isa[tid].flattenIntIndex(reg_idx);
|
|
|
|
return cpu->readIntReg(reg_idx, tid);
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
FloatReg
|
|
|
|
InOrderThreadContext::readFloatReg(int reg_idx)
|
|
|
|
{
|
2011-06-20 03:43:33 +02:00
|
|
|
ThreadID tid = thread->threadId();
|
|
|
|
reg_idx = cpu->isa[tid].flattenFloatIndex(reg_idx);
|
|
|
|
return cpu->readFloatReg(reg_idx, tid);
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
FloatRegBits
|
|
|
|
InOrderThreadContext::readFloatRegBits(int reg_idx)
|
|
|
|
{
|
2011-06-20 03:43:33 +02:00
|
|
|
ThreadID tid = thread->threadId();
|
|
|
|
reg_idx = cpu->isa[tid].flattenFloatIndex(reg_idx);
|
|
|
|
return cpu->readFloatRegBits(reg_idx, tid);
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
uint64_t
|
2009-05-26 18:23:13 +02:00
|
|
|
InOrderThreadContext::readRegOtherThread(int reg_idx, ThreadID tid)
|
2009-02-11 00:49:29 +01:00
|
|
|
{
|
|
|
|
return cpu->readRegOtherThread(reg_idx, tid);
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::setIntReg(int reg_idx, uint64_t val)
|
|
|
|
{
|
2011-06-20 03:43:33 +02:00
|
|
|
ThreadID tid = thread->threadId();
|
|
|
|
reg_idx = cpu->isa[tid].flattenIntIndex(reg_idx);
|
|
|
|
cpu->setIntReg(reg_idx, val, tid);
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::setFloatReg(int reg_idx, FloatReg val)
|
|
|
|
{
|
2011-06-20 03:43:33 +02:00
|
|
|
ThreadID tid = thread->threadId();
|
|
|
|
reg_idx = cpu->isa[tid].flattenFloatIndex(reg_idx);
|
|
|
|
cpu->setFloatReg(reg_idx, val, tid);
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::setFloatRegBits(int reg_idx, FloatRegBits val)
|
|
|
|
{
|
2011-06-20 03:43:33 +02:00
|
|
|
ThreadID tid = thread->threadId();
|
|
|
|
reg_idx = cpu->isa[tid].flattenFloatIndex(reg_idx);
|
|
|
|
cpu->setFloatRegBits(reg_idx, val, tid);
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2009-05-26 18:23:13 +02:00
|
|
|
InOrderThreadContext::setRegOtherThread(int misc_reg, const MiscReg &val,
|
|
|
|
ThreadID tid)
|
2009-02-11 00:49:29 +01:00
|
|
|
{
|
|
|
|
cpu->setRegOtherThread(misc_reg, val, tid);
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::setMiscRegNoEffect(int misc_reg, const MiscReg &val)
|
|
|
|
{
|
2011-06-20 03:43:33 +02:00
|
|
|
cpu->setMiscRegNoEffect(misc_reg, val, thread->threadId());
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
InOrderThreadContext::setMiscReg(int misc_reg, const MiscReg &val)
|
|
|
|
{
|
2011-06-20 03:43:33 +02:00
|
|
|
cpu->setMiscReg(misc_reg, val, thread->threadId());
|
2009-02-11 00:49:29 +01:00
|
|
|
}
|