2006-10-12 21:04:14 +02:00
|
|
|
[root]
|
|
|
|
type=Root
|
|
|
|
children=system
|
2007-04-27 20:35:58 +02:00
|
|
|
dummy=0
|
2006-10-12 21:04:14 +02:00
|
|
|
|
|
|
|
[system]
|
|
|
|
type=System
|
|
|
|
children=cpu membus physmem
|
|
|
|
mem_mode=atomic
|
|
|
|
physmem=system.physmem
|
|
|
|
|
|
|
|
[system.cpu]
|
2006-12-05 01:07:00 +01:00
|
|
|
type=TimingSimpleCPU
|
|
|
|
children=dcache icache l2cache toL2Bus workload
|
2007-04-27 20:35:58 +02:00
|
|
|
clock=500
|
2006-12-05 01:07:00 +01:00
|
|
|
cpu_id=0
|
2006-10-12 21:04:14 +02:00
|
|
|
defer_registration=false
|
|
|
|
function_trace=false
|
|
|
|
function_trace_start=0
|
|
|
|
max_insts_all_threads=0
|
|
|
|
max_insts_any_thread=0
|
|
|
|
max_loads_all_threads=0
|
|
|
|
max_loads_any_thread=0
|
2006-12-05 01:07:00 +01:00
|
|
|
phase=0
|
|
|
|
progress_interval=0
|
2006-10-12 21:04:14 +02:00
|
|
|
system=system
|
|
|
|
workload=system.cpu.workload
|
|
|
|
dcache_port=system.cpu.dcache.cpu_side
|
|
|
|
icache_port=system.cpu.icache.cpu_side
|
|
|
|
|
|
|
|
[system.cpu.dcache]
|
|
|
|
type=BaseCache
|
|
|
|
adaptive_compression=false
|
|
|
|
assoc=2
|
|
|
|
block_size=64
|
|
|
|
compressed_bus=false
|
|
|
|
compression_latency=0
|
|
|
|
hash_delay=1
|
2007-05-16 01:25:35 +02:00
|
|
|
latency=1000
|
2006-10-12 21:04:14 +02:00
|
|
|
lifo=false
|
|
|
|
max_miss_count=0
|
|
|
|
mshrs=10
|
|
|
|
prefetch_access=false
|
|
|
|
prefetch_cache_check_push=true
|
|
|
|
prefetch_data_accesses_only=false
|
|
|
|
prefetch_degree=1
|
|
|
|
prefetch_latency=10
|
|
|
|
prefetch_miss=false
|
|
|
|
prefetch_past_page=false
|
|
|
|
prefetch_policy=none
|
|
|
|
prefetch_serial_squash=false
|
|
|
|
prefetch_use_cpu_id=true
|
|
|
|
prefetcher_size=100
|
|
|
|
prioritizeRequests=false
|
|
|
|
protocol=Null
|
|
|
|
repl=Null
|
|
|
|
size=262144
|
|
|
|
split=false
|
|
|
|
split_size=0
|
|
|
|
store_compressed=false
|
|
|
|
subblock_size=0
|
|
|
|
tgts_per_mshr=5
|
|
|
|
trace_addr=0
|
|
|
|
two_queue=false
|
|
|
|
write_buffers=8
|
|
|
|
cpu_side=system.cpu.dcache_port
|
|
|
|
mem_side=system.cpu.toL2Bus.port[1]
|
|
|
|
|
|
|
|
[system.cpu.icache]
|
|
|
|
type=BaseCache
|
|
|
|
adaptive_compression=false
|
|
|
|
assoc=2
|
|
|
|
block_size=64
|
|
|
|
compressed_bus=false
|
|
|
|
compression_latency=0
|
|
|
|
hash_delay=1
|
2007-05-16 01:25:35 +02:00
|
|
|
latency=1000
|
2006-10-12 21:04:14 +02:00
|
|
|
lifo=false
|
|
|
|
max_miss_count=0
|
|
|
|
mshrs=10
|
|
|
|
prefetch_access=false
|
|
|
|
prefetch_cache_check_push=true
|
|
|
|
prefetch_data_accesses_only=false
|
|
|
|
prefetch_degree=1
|
|
|
|
prefetch_latency=10
|
|
|
|
prefetch_miss=false
|
|
|
|
prefetch_past_page=false
|
|
|
|
prefetch_policy=none
|
|
|
|
prefetch_serial_squash=false
|
|
|
|
prefetch_use_cpu_id=true
|
|
|
|
prefetcher_size=100
|
|
|
|
prioritizeRequests=false
|
|
|
|
protocol=Null
|
|
|
|
repl=Null
|
|
|
|
size=131072
|
|
|
|
split=false
|
|
|
|
split_size=0
|
|
|
|
store_compressed=false
|
|
|
|
subblock_size=0
|
|
|
|
tgts_per_mshr=5
|
|
|
|
trace_addr=0
|
|
|
|
two_queue=false
|
|
|
|
write_buffers=8
|
|
|
|
cpu_side=system.cpu.icache_port
|
|
|
|
mem_side=system.cpu.toL2Bus.port[0]
|
|
|
|
|
|
|
|
[system.cpu.l2cache]
|
|
|
|
type=BaseCache
|
|
|
|
adaptive_compression=false
|
|
|
|
assoc=2
|
|
|
|
block_size=64
|
|
|
|
compressed_bus=false
|
|
|
|
compression_latency=0
|
|
|
|
hash_delay=1
|
2007-05-16 01:25:35 +02:00
|
|
|
latency=10000
|
2006-10-12 21:04:14 +02:00
|
|
|
lifo=false
|
|
|
|
max_miss_count=0
|
|
|
|
mshrs=10
|
|
|
|
prefetch_access=false
|
|
|
|
prefetch_cache_check_push=true
|
|
|
|
prefetch_data_accesses_only=false
|
|
|
|
prefetch_degree=1
|
|
|
|
prefetch_latency=10
|
|
|
|
prefetch_miss=false
|
|
|
|
prefetch_past_page=false
|
|
|
|
prefetch_policy=none
|
|
|
|
prefetch_serial_squash=false
|
|
|
|
prefetch_use_cpu_id=true
|
|
|
|
prefetcher_size=100
|
|
|
|
prioritizeRequests=false
|
|
|
|
protocol=Null
|
|
|
|
repl=Null
|
|
|
|
size=2097152
|
|
|
|
split=false
|
|
|
|
split_size=0
|
|
|
|
store_compressed=false
|
|
|
|
subblock_size=0
|
|
|
|
tgts_per_mshr=5
|
|
|
|
trace_addr=0
|
|
|
|
two_queue=false
|
|
|
|
write_buffers=8
|
|
|
|
cpu_side=system.cpu.toL2Bus.port[2]
|
|
|
|
mem_side=system.membus.port[1]
|
|
|
|
|
|
|
|
[system.cpu.toL2Bus]
|
|
|
|
type=Bus
|
2007-05-16 01:25:35 +02:00
|
|
|
block_size=64
|
2006-10-12 21:04:14 +02:00
|
|
|
bus_id=0
|
2006-12-05 01:07:00 +01:00
|
|
|
clock=1000
|
|
|
|
responder_set=false
|
|
|
|
width=64
|
2006-10-12 21:04:14 +02:00
|
|
|
port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
|
|
|
|
|
|
|
|
[system.cpu.workload]
|
|
|
|
type=LiveProcess
|
2006-12-05 01:07:00 +01:00
|
|
|
cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
|
2007-04-27 20:35:58 +02:00
|
|
|
cwd=build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/simple-timing
|
2006-12-05 01:07:00 +01:00
|
|
|
egid=100
|
2006-10-12 21:04:14 +02:00
|
|
|
env=
|
2006-12-05 01:07:00 +01:00
|
|
|
euid=100
|
2007-04-27 20:35:58 +02:00
|
|
|
executable=/dist/m5/cpu2000/binaries/alpha/tru64/eon
|
2006-12-05 01:07:00 +01:00
|
|
|
gid=100
|
2006-10-12 21:04:14 +02:00
|
|
|
input=cin
|
|
|
|
output=cout
|
2006-12-05 01:07:00 +01:00
|
|
|
pid=100
|
|
|
|
ppid=99
|
2006-10-12 21:04:14 +02:00
|
|
|
system=system
|
2006-12-05 01:07:00 +01:00
|
|
|
uid=100
|
2006-10-12 21:04:14 +02:00
|
|
|
|
|
|
|
[system.membus]
|
|
|
|
type=Bus
|
2007-05-16 01:25:35 +02:00
|
|
|
block_size=64
|
2006-10-12 21:04:14 +02:00
|
|
|
bus_id=0
|
2006-12-05 01:07:00 +01:00
|
|
|
clock=1000
|
|
|
|
responder_set=false
|
|
|
|
width=64
|
2006-10-12 21:04:14 +02:00
|
|
|
port=system.physmem.port system.cpu.l2cache.mem_side
|
|
|
|
|
|
|
|
[system.physmem]
|
|
|
|
type=PhysicalMemory
|
|
|
|
file=
|
|
|
|
latency=1
|
|
|
|
range=0:134217727
|
2007-02-21 01:21:43 +01:00
|
|
|
zero=false
|
2006-10-12 21:04:14 +02:00
|
|
|
port=system.membus.port[0]
|
|
|
|
|