xv6-cs450/bootasm.S

96 lines
4.2 KiB
ArmAsm
Raw Normal View History

#include "asm.h"
2006-09-06 19:27:19 +02:00
.set PROT_MODE_CSEG,0x8 # code segment selector
2006-06-12 17:22:12 +02:00
.set PROT_MODE_DSEG,0x10 # data segment selector
.set CR0_PE_ON,0x1 # protected mode enable flag
2006-09-06 19:27:19 +02:00
2006-09-06 21:08:14 +02:00
#########################################################################
2006-09-08 16:36:44 +02:00
# ENTRY POINT for the bootstrap processor
2006-06-12 17:22:12 +02:00
# This code should be stored in the first sector of the hard disk.
# After the BIOS initializes the hardware on startup or system reset,
# it loads this code at physical address 0x7c00 - 0x7d00 (512 bytes).
# Then the BIOS jumps to the beginning of it, address 0x7c00,
# while running in 16-bit real-mode (8086 compatibility mode).
# The Code Segment register (CS) is initially zero on entry.
2006-09-06 19:27:19 +02:00
#
2006-06-12 17:22:12 +02:00
# This code switches into 32-bit protected mode so that all of
# memory can accessed, then calls into C.
2006-09-06 21:08:14 +02:00
#########################################################################
2006-09-06 19:27:19 +02:00
.globl start # Entry point
start:
.code16 # This runs in real mode
cli # Disable interrupts
cld # String operations increment
2006-06-12 17:22:12 +02:00
# Set up the important data segment registers (DS, ES, SS).
xorw %ax,%ax # Segment number zero
movw %ax,%ds # -> Data Segment
movw %ax,%es # -> Extra Segment
movw %ax,%ss # -> Stack Segment
2006-06-12 17:22:12 +02:00
# Set up the stack pointer, growing downward from 0x7c00.
movw $start,%sp # Stack Pointer
2006-09-06 19:27:19 +02:00
2006-09-06 21:08:14 +02:00
# Enable A20:
2007-08-22 16:21:05 +02:00
# For backwards compatibility with the earliest PCs, physical
# address line 20 is tied low, so that addresses higher than
# 1MB wrap around to zero by default. This code undoes this.
seta20.1:
inb $0x64,%al # Get status
testb $0x2,%al # Busy?
jnz seta20.1 # Yes
movb $0xd1,%al # Command: Write
outb %al,$0x64 # output port
2006-06-12 17:22:12 +02:00
seta20.2:
inb $0x64,%al # Get status
testb $0x2,%al # Busy?
jnz seta20.2 # Yes
movb $0xdf,%al # Enable
outb %al,$0x60 # A20
2006-09-08 17:31:23 +02:00
# Switch from real to protected mode
# The descriptors in our GDT allow all physical memory to be accessed.
# Furthermore, the descriptors have base addresses of 0, so that the
# segment translation is a NOP, ie. virtual addresses are identical to
# their physical addresses. With this setup, immediately after
# enabling protected mode it will still appear to this code
# that it is running directly on physical memory with no translation.
# This initial NOP-translation setup is required by the processor
# to ensure that the transition to protected mode occurs smoothly.
real_to_prot:
2006-09-06 21:08:14 +02:00
cli # Mandatory since we dont set up an IDT
lgdt gdtdesc # load GDT -- mandatory in protected mode
movl %cr0, %eax # turn on protected mode
orl $CR0_PE_ON, %eax #
movl %eax, %cr0 #
### CPU magic: jump to relocation, flush prefetch queue, and reload %cs
### Has the effect of just jmp to the next instruction, but simultaneous
### loads CS with $PROT_MODE_CSEG.
ljmp $PROT_MODE_CSEG, $protcseg
2006-09-06 19:27:19 +02:00
2006-06-12 17:22:12 +02:00
#### we are in 32-bit protected mode (hence the .code32)
.code32
2006-09-06 19:27:19 +02:00
protcseg:
# Set up the protected-mode data segment registers
movw $PROT_MODE_DSEG, %ax # Our data segment selector
movw %ax, %ds # -> DS: Data Segment
movw %ax, %es # -> ES: Extra Segment
movw %ax, %fs # -> FS
movw %ax, %gs # -> GS
movw %ax, %ss # -> SS: Stack Segment
call cmain # finish the boot load from C.
# cmain() should not return
spin:
jmp spin # ..but in case it does, spin
.p2align 2 # force 4 byte alignment
2006-06-12 17:22:12 +02:00
gdt:
SEG_NULLASM # null seg
SEG_ASM(STA_X|STA_R, 0x0, 0xffffffff) # code seg
SEG_ASM(STA_W, 0x0, 0xffffffff) # data seg
2006-06-12 17:22:12 +02:00
gdtdesc:
.word 0x17 # sizeof(gdt) - 1
.long gdt # address gdt