d53c6c168a
Mostly a matter of keeping prefetches to invalid addrs from messing up VM IPRs. Also discovered that wh64s were not being treated as prefetches, when they really should be (for the most part, anyway). arch/alpha/alpha_memory.cc: arch/alpha/alpha_memory.hh: - Get rid of intrlock flag for locking VM fault regs (a la EV5); instead, just don't update regs on VPTE loads (a la EV6). - Add NO_FAULT MemReq flag to indicate references that should not cause page faults (i.e., prefetches). arch/alpha/ev5.cc: - Get rid of intrlock flag for locking VM fault regs (a la EV5); instead, just don't update regs on VPTE loads (a la EV6). - Add Fault trace flag. arch/alpha/isa_desc: - Add NO_FAULT MemReq flag to indicate references that should not cause page faults (i.e., prefetches). - Mark wh64 as a "data prefetch" instruction so it gets controlled properly by the FullCPU data prefetch control switch. - Align wh64 EA in decoder so issue stage doesn't need to worry about it. arch/alpha/isa_traits.hh: - Get rid of intrlock flag for locking VM fault regs (a la EV5); instead, just don't update regs on VPTE loads (a la EV6). base/traceflags.py: - Add Fault trace flag. cpu/simple_cpu/simple_cpu.hh: - Pass MemReq flags to writeHint() operation. cpu/static_inst.hh: Update comment re: prefetches. --HG-- extra : convert_revision : 62e466b0f4c0ff9961796270fa2e371ec24bcbb6 |
||
---|---|---|
.. | ||
alpha_linux_process.cc | ||
alpha_linux_process.hh | ||
alpha_memory.cc | ||
alpha_memory.hh | ||
alpha_tru64_process.cc | ||
alpha_tru64_process.hh | ||
aout_machdep.h | ||
arguments.cc | ||
arguments.hh | ||
ecoff_machdep.h | ||
ev5.cc | ||
ev5.hh | ||
faults.cc | ||
faults.hh | ||
isa_desc | ||
isa_traits.hh | ||
osfpal.cc | ||
osfpal.hh | ||
pseudo_inst.cc | ||
pseudo_inst.hh | ||
vptr.hh | ||
vtophys.cc | ||
vtophys.hh |