b47737dde7
supposed to and make sure parameters have the right type. Also make sure that any object that should be an intermediate type has the right options set. --HG-- extra : convert_revision : d56910628d9a067699827adbc0a26ab629d11e93
94 lines
4.6 KiB
Python
94 lines
4.6 KiB
Python
# Copyright (c) 2005-2007 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Nathan Binkert
|
|
|
|
from m5.params import *
|
|
from m5.proxy import Self
|
|
from MemObject import MemObject
|
|
|
|
class Prefetch(Enum): vals = ['none', 'tagged', 'stride', 'ghb']
|
|
|
|
class BaseCache(MemObject):
|
|
type = 'BaseCache'
|
|
adaptive_compression = Param.Bool(False,
|
|
"Use an adaptive compression scheme")
|
|
assoc = Param.Int("associativity")
|
|
block_size = Param.Int("block size in bytes")
|
|
latency = Param.Latency("Latency")
|
|
compressed_bus = Param.Bool(False,
|
|
"This cache connects to a compressed memory")
|
|
compression_latency = Param.Latency('0ns',
|
|
"Latency in cycles of compression algorithm")
|
|
hash_delay = Param.Int(1, "time in cycles of hash access")
|
|
lifo = Param.Bool(False,
|
|
"whether this NIC partition should use LIFO repl. policy")
|
|
max_miss_count = Param.Counter(0,
|
|
"number of misses to handle before calling exit")
|
|
mshrs = Param.Int("number of MSHRs (max outstanding requests)")
|
|
prioritizeRequests = Param.Bool(False,
|
|
"always service demand misses first")
|
|
protocol = Param.CoherenceProtocol(NULL, "coherence protocol to use")
|
|
repl = Param.Repl(NULL, "replacement policy")
|
|
size = Param.MemorySize("capacity in bytes")
|
|
split = Param.Bool(False, "whether or not this cache is split")
|
|
split_size = Param.Int(0,
|
|
"How many ways of the cache belong to CPU/LRU partition")
|
|
store_compressed = Param.Bool(False,
|
|
"Store compressed data in the cache")
|
|
subblock_size = Param.Int(0,
|
|
"Size of subblock in IIC used for compression")
|
|
tgts_per_mshr = Param.Int("max number of accesses per MSHR")
|
|
trace_addr = Param.Addr(0, "address to trace")
|
|
two_queue = Param.Bool(False,
|
|
"whether the lifo should have two queue replacement")
|
|
write_buffers = Param.Int(8, "number of write buffers")
|
|
prefetch_miss = Param.Bool(False,
|
|
"wheter you are using the hardware prefetcher from Miss stream")
|
|
prefetch_access = Param.Bool(False,
|
|
"wheter you are using the hardware prefetcher from Access stream")
|
|
prefetcher_size = Param.Int(100,
|
|
"Number of entries in the harware prefetch queue")
|
|
prefetch_past_page = Param.Bool(False,
|
|
"Allow prefetches to cross virtual page boundaries")
|
|
prefetch_serial_squash = Param.Bool(False,
|
|
"Squash prefetches with a later time on a subsequent miss")
|
|
prefetch_degree = Param.Int(1,
|
|
"Degree of the prefetch depth")
|
|
prefetch_latency = Param.Latency(10 * Self.latency,
|
|
"Latency of the prefetcher")
|
|
prefetch_policy = Param.Prefetch('none',
|
|
"Type of prefetcher to use")
|
|
prefetch_cache_check_push = Param.Bool(True,
|
|
"Check if in cash on push or pop of prefetch queue")
|
|
prefetch_use_cpu_id = Param.Bool(True,
|
|
"Use the CPU ID to seperate calculations of prefetches")
|
|
prefetch_data_accesses_only = Param.Bool(False,
|
|
"Only prefetch on data not on instruction accesses")
|
|
cpu_side = Port("Port on side closer to CPU")
|
|
mem_side = Port("Port on side closer to MEM")
|
|
addr_range = VectorParam.AddrRange(AllMemory, "The address range in bytes")
|