gem5/src/arch
Brandon Potter 6f549419eb syscall_emul: [patch 11/22] extend functionality of fcntl
This changeset adds the ability to set a close-on-exec flag for a given
file descriptor. It also reworks some of the logic surrounding setting and
retrieving flags from the file description.
2015-07-20 09:15:21 -05:00
..
alpha syscall_emul: [patch 8/22] refactor process class 2016-11-09 14:27:41 -06:00
arm arm: Fix DPRINTFs with arguments in the instruction declarations 2017-02-21 14:14:44 +00:00
generic style: [patch 1/22] use /r/3648/ to reorganize includes 2016-11-09 14:27:37 -06:00
hsail hsail: disable asserts to allow immediate operands i.e. 0 with loads 2016-12-02 18:01:58 -05:00
mips syscall_emul: [patch 8/22] refactor process class 2016-11-09 14:27:41 -06:00
null cpu,isa,mem: Add per-thread wakeup logic 2015-09-30 11:14:19 -05:00
power syscall_emul: [patch 8/22] refactor process class 2016-11-09 14:27:41 -06:00
riscv syscall_emul: [patch 8/22] refactor process class 2016-11-09 14:27:41 -06:00
sparc syscall_emul: [patch 9/22] remove unused global variable (num_processes) 2016-11-09 14:27:42 -06:00
x86 syscall_emul: [patch 11/22] extend functionality of fcntl 2015-07-20 09:15:21 -05:00
isa_parser.py cpu, arm: Distinguish Float* and SimdFloat*, create FloatMem* opClass 2016-10-15 14:58:45 -05:00
micro_asm.py scons: add slicc and ply to sys.path and PYTHONPATH so everyone has access 2009-09-22 15:24:16 -07:00
micro_asm_test.py Add a second section to make sure the ROM is extended properly. 2007-05-31 22:21:21 +00:00
SConscript gpu-compute: add gpu_isa.hh to switch hdrs, add GPUISA to WF 2016-10-26 22:47:38 -04:00