This patch updates the stats to reflect the changes in the clock speed and width for the bus connecting the L1 and L2 caches. |
||
---|---|---|
.. | ||
alpha/linux | ||
arm/linux | ||
x86/linux |
This patch updates the stats to reflect the changes in the clock speed and width for the bus connecting the L1 and L2 caches. |
||
---|---|---|
.. | ||
alpha/linux | ||
arm/linux | ||
x86/linux |