This website requires JavaScript.
Explore
Help
Sign In
sanchayanmaity
/
gem5
Watch
1
Star
0
Fork
You've already forked gem5
0
Code
Issues
Pull requests
Packages
Projects
Releases
Wiki
Activity
68d7382cf3
gem5
/
arch
History
Gabe Black
68d7382cf3
Eliminated TARGET_ALPHA, since THE_ISA provides the same function.
...
--HG-- extra : convert_revision : eb173a553b0782891e8b4a8e227bfb647390883a
2006-03-10 16:26:31 -05:00
..
alpha
Eliminated TARGET_ALPHA, since THE_ISA provides the same function.
2006-03-10 16:26:31 -05:00
mips
last changes before big merge
2006-03-09 03:27:51 -05:00
sparc
fix merging issues
2006-03-09 16:17:10 -05:00
isa_parser.py
Changes to support automatic renaming of the shadow registers at decode time. This requires using an ExtMachInst (uint64_t) instead of the normal MachInst; the ExtMachInst is packed with extra decode context information. In the case of Alpha, the PAL mode is included.
2006-03-03 15:28:25 -05:00
isa_specific.hh
Auto-generate arch/foo.hh "switch headers" in scons.
2006-02-22 22:22:06 -05:00
SConscript
Pushed ev5.hh out of the non-alpha code.
2006-03-07 14:08:01 -05:00