sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
gem5/src/mem/ruby/system
History
Andreas Hansson 5755fff998 ruby: Simplify RubyPort flow control and routing 
This patch simplfies the retry logic in the RubyPort, avoiding
redundant attributes, and enforcing more stringent checks on the
interactions with the normal ports. The patch also simplifies the
routing done by the RubyPort, using the port identifiers instead of a
heavy-weight sender state.

The patch also fixes a bug in the sending of responses from PIO
ports. Previously these responses bypassed the queue in the queued
port, and ignored the return value, potentially leading to response
packets being lost.

Committed by: Nilay Vaish <nilay@cs.wisc.edu>
2014-02-23 19:16:16 -06:00
..
AbstractReplacementPolicy.hh ruby: replace Time with Tick in replacement policy classes 2013-02-10 21:43:08 -06:00
BankedArray.cc ruby banked array: do away with event scheduling 2012-10-15 17:27:15 -05:00
BankedArray.hh ruby banked array: do away with event scheduling 2012-10-15 17:27:15 -05:00
Cache.py ruby: replaces Time with Cycles in many places 2013-02-10 21:26:24 -06:00
CacheMemory.cc ruby: cache: remove not required variable m_cache_name 2014-02-21 08:02:02 -06:00
CacheMemory.hh ruby: cache: remove not required variable m_cache_name 2014-02-21 08:02:02 -06:00
DirectoryMemory.cc ruby: some small changes 2014-01-04 00:03:30 -06:00
DirectoryMemory.hh ruby: converts sparse memory stats to gem5 style 2013-09-06 16:21:28 -05:00
DirectoryMemory.py sim: Include object header files in SWIG interfaces 2012-11-02 11:32:01 -05:00
DMASequencer.cc ruby: message buffer: removes some unecessary functions. 2014-02-20 17:26:41 -06:00
DMASequencer.hh scons: Fix warnings issued by clang 3.2svn (XCode 4.6) 2013-02-19 05:56:08 -05:00
LRUPolicy.hh ruby: replace Time with Tick in replacement policy classes 2013-02-10 21:43:08 -06:00
MachineID.hh Ruby: Fix compilation errors on gcc 4.7 and clang 3.2 2013-02-14 12:24:51 -05:00
MemoryControl.cc ruby: improved support for functional accesses 2012-10-15 17:51:57 -05:00
MemoryControl.hh ruby: memory controller: use MemoryNode * 2014-02-06 16:30:12 -06:00
MemoryControl.py sim: Include object header files in SWIG interfaces 2012-11-02 11:32:01 -05:00
MemoryNode.cc ruby: style pass 2010-03-22 18:43:53 -07:00
MemoryNode.hh ruby: replace Time with Cycles in Memory Controller 2013-02-10 21:26:25 -06:00
MemoryVector.hh Ruby: Use uint32_t instead of uint32 everywhere 2012-09-11 09:24:45 -05:00
PerfectCacheMemory.hh Ruby: remove config information from ruby.stats 2012-07-12 08:39:19 -05:00
PersistentTable.cc ruby: get rid of the Map class 2010-06-10 23:17:07 -07:00
PersistentTable.hh Ruby: remove config information from ruby.stats 2012-07-12 08:39:19 -05:00
PseudoLRUPolicy.hh ruby: replace Time with Tick in replacement policy classes 2013-02-10 21:43:08 -06:00
RubyMemoryControl.cc ruby: remove few not required #includes 2014-02-23 19:16:15 -06:00
RubyMemoryControl.hh ruby: memory controller: use MemoryNode * 2014-02-06 16:30:12 -06:00
RubyMemoryControl.py sim: Add the notion of clock domains to all ClockedObjects 2013-06-27 05:49:49 -04:00
RubyPort.cc ruby: Simplify RubyPort flow control and routing 2014-02-23 19:16:16 -06:00
RubyPort.hh ruby: Simplify RubyPort flow control and routing 2014-02-23 19:16:16 -06:00
RubyPortProxy.cc MEM: Add port proxies instead of non-structural ports 2012-01-17 12:55:08 -06:00
RubyPortProxy.hh MEM: Add port proxies instead of non-structural ports 2012-01-17 12:55:08 -06:00
RubySystem.py ruby: move all statistics to stats.txt, eliminate ruby.stats 2014-01-10 16:19:47 -06:00
SConscript ruby: banked cache array resource model 2012-07-10 22:51:54 -07:00
Sequencer.cc ruby: Simplify RubyPort flow control and routing 2014-02-23 19:16:16 -06:00
Sequencer.hh ruby: move all statistics to stats.txt, eliminate ruby.stats 2014-01-10 16:19:47 -06:00
Sequencer.py ruby: remove the functional copy of memory in se mode 2013-03-06 21:53:57 -06:00
SparseMemory.cc ruby: converts sparse memory stats to gem5 style 2013-09-06 16:21:28 -05:00
SparseMemory.hh ruby: converts sparse memory stats to gem5 style 2013-09-06 16:21:28 -05:00
System.cc ruby: move all statistics to stats.txt, eliminate ruby.stats 2014-01-10 16:19:47 -06:00
System.hh ruby: move all statistics to stats.txt, eliminate ruby.stats 2014-01-10 16:19:47 -06:00
TBETable.hh ruby: replace Time with Cycles (final patch in the series) 2013-02-10 21:43:10 -06:00
TimerTable.cc ruby: consumer: avoid using receiver side clock 2013-03-22 15:53:26 -05:00
TimerTable.hh ruby: replace Time with Cycles (final patch in the series) 2013-02-10 21:43:10 -06:00
WireBuffer.cc ruby: move all statistics to stats.txt, eliminate ruby.stats 2014-01-10 16:19:47 -06:00
WireBuffer.hh ruby: move all statistics to stats.txt, eliminate ruby.stats 2014-01-10 16:19:47 -06:00
WireBuffer.py sim: Include object header files in SWIG interfaces 2012-11-02 11:32:01 -05:00