2004-06-10 07:02:33 +02:00
|
|
|
/*
|
2005-06-05 11:16:00 +02:00
|
|
|
* Copyright (c) 2004-2005 The Regents of The University of Michigan
|
2004-06-10 07:02:33 +02:00
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are
|
|
|
|
* met: redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer;
|
|
|
|
* redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution;
|
|
|
|
* neither the name of the copyright holders nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived from
|
|
|
|
* this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <map>
|
|
|
|
#include <stack>
|
|
|
|
#include <string>
|
|
|
|
|
2006-02-27 10:05:02 +01:00
|
|
|
#include "arch/alpha/osfpal.hh"
|
2004-06-10 07:02:33 +02:00
|
|
|
#include "base/trace.hh"
|
|
|
|
#include "cpu/exec_context.hh"
|
|
|
|
#include "kern/kernel_stats.hh"
|
2004-10-23 04:49:12 +02:00
|
|
|
#include "kern/tru64/tru64_syscalls.hh"
|
2006-03-08 01:59:12 +01:00
|
|
|
#include "sim/system.hh"
|
2004-06-10 07:02:33 +02:00
|
|
|
|
|
|
|
using namespace std;
|
|
|
|
using namespace Stats;
|
|
|
|
|
2004-08-20 17:35:31 +02:00
|
|
|
namespace Kernel {
|
2004-06-10 07:02:33 +02:00
|
|
|
|
2004-09-03 20:12:59 +02:00
|
|
|
const char *modestr[] = { "kernel", "user", "idle", "interrupt" };
|
2004-08-20 17:35:31 +02:00
|
|
|
|
2006-03-04 21:18:40 +01:00
|
|
|
Statistics::Statistics(System *system)
|
|
|
|
: idleProcess((Addr)-1), themode(kernel), lastModeTick(0),
|
2004-08-20 17:35:31 +02:00
|
|
|
iplLast(0), iplLastTick(0)
|
|
|
|
{
|
2006-03-05 06:34:54 +01:00
|
|
|
bin_int = system->params()->bin_int;
|
2004-08-20 17:35:31 +02:00
|
|
|
}
|
2004-06-10 07:02:33 +02:00
|
|
|
|
|
|
|
void
|
2004-08-20 17:35:31 +02:00
|
|
|
Statistics::regStats(const string &_name)
|
2004-06-10 07:02:33 +02:00
|
|
|
{
|
2004-08-20 17:35:31 +02:00
|
|
|
myname = _name;
|
2004-06-10 07:02:33 +02:00
|
|
|
|
|
|
|
_arm
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".inst.arm")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of arm instructions executed")
|
|
|
|
;
|
|
|
|
|
|
|
|
_quiesce
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".inst.quiesce")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of quiesce instructions executed")
|
|
|
|
;
|
|
|
|
|
|
|
|
_ivlb
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".inst.ivlb")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of ivlb instructions executed")
|
|
|
|
;
|
|
|
|
|
|
|
|
_ivle
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".inst.ivle")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of ivle instructions executed")
|
|
|
|
;
|
|
|
|
|
|
|
|
_hwrei
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".inst.hwrei")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of hwrei instructions executed")
|
|
|
|
;
|
|
|
|
|
|
|
|
_iplCount
|
|
|
|
.init(32)
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".ipl_count")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of times we switched to this ipl")
|
|
|
|
.flags(total | pdf | nozero | nonan)
|
|
|
|
;
|
|
|
|
|
|
|
|
_iplGood
|
|
|
|
.init(32)
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".ipl_good")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of times we switched to this ipl from a different ipl")
|
|
|
|
.flags(total | pdf | nozero | nonan)
|
|
|
|
;
|
|
|
|
|
|
|
|
_iplTicks
|
|
|
|
.init(32)
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".ipl_ticks")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of cycles we spent at this ipl")
|
|
|
|
.flags(total | pdf | nozero | nonan)
|
|
|
|
;
|
|
|
|
|
|
|
|
_iplUsed
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".ipl_used")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("fraction of swpipl calls that actually changed the ipl")
|
|
|
|
.flags(total | nozero | nonan)
|
|
|
|
;
|
|
|
|
|
|
|
|
_iplUsed = _iplGood / _iplCount;
|
|
|
|
|
|
|
|
_callpal
|
|
|
|
.init(256)
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".callpal")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of callpals executed")
|
|
|
|
.flags(total | pdf | nozero | nonan)
|
|
|
|
;
|
|
|
|
|
|
|
|
for (int i = 0; i < PAL::NumCodes; ++i) {
|
|
|
|
const char *str = PAL::name(i);
|
|
|
|
if (str)
|
|
|
|
_callpal.subname(i, str);
|
|
|
|
}
|
|
|
|
|
|
|
|
_syscall
|
|
|
|
.init(SystemCalls<Tru64>::Number)
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".syscall")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of syscalls executed")
|
|
|
|
.flags(total | pdf | nozero | nonan)
|
|
|
|
;
|
|
|
|
|
|
|
|
for (int i = 0; i < SystemCalls<Tru64>::Number; ++i) {
|
|
|
|
const char *str = SystemCalls<Tru64>::name(i);
|
|
|
|
if (str) {
|
|
|
|
_syscall.subname(i, str);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
_mode
|
2004-09-03 20:12:59 +02:00
|
|
|
.init(cpu_mode_num)
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".mode_switch")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of protection mode switches")
|
|
|
|
;
|
|
|
|
|
2004-09-03 20:12:59 +02:00
|
|
|
for (int i = 0; i < cpu_mode_num; ++i)
|
2004-08-20 17:35:31 +02:00
|
|
|
_mode.subname(i, modestr[i]);
|
|
|
|
|
2004-06-10 07:02:33 +02:00
|
|
|
_modeGood
|
2004-09-03 20:12:59 +02:00
|
|
|
.init(cpu_mode_num)
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".mode_good")
|
2004-06-10 07:02:33 +02:00
|
|
|
;
|
|
|
|
|
2004-09-03 20:12:59 +02:00
|
|
|
for (int i = 0; i < cpu_mode_num; ++i)
|
2004-08-20 17:35:31 +02:00
|
|
|
_modeGood.subname(i, modestr[i]);
|
|
|
|
|
2004-06-10 07:02:33 +02:00
|
|
|
_modeFraction
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".mode_switch_good")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("fraction of useful protection mode switches")
|
|
|
|
.flags(total)
|
|
|
|
;
|
2004-08-20 17:35:31 +02:00
|
|
|
|
2004-09-03 20:12:59 +02:00
|
|
|
for (int i = 0; i < cpu_mode_num; ++i)
|
2004-08-20 17:35:31 +02:00
|
|
|
_modeFraction.subname(i, modestr[i]);
|
|
|
|
|
2004-06-10 07:02:33 +02:00
|
|
|
_modeFraction = _modeGood / _mode;
|
|
|
|
|
|
|
|
_modeTicks
|
2004-09-03 20:12:59 +02:00
|
|
|
.init(cpu_mode_num)
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".mode_ticks")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of ticks spent at the given mode")
|
|
|
|
.flags(pdf)
|
|
|
|
;
|
2004-09-03 20:12:59 +02:00
|
|
|
for (int i = 0; i < cpu_mode_num; ++i)
|
2004-08-20 17:35:31 +02:00
|
|
|
_modeTicks.subname(i, modestr[i]);
|
2004-06-10 07:02:33 +02:00
|
|
|
|
|
|
|
_swap_context
|
2004-08-20 17:35:31 +02:00
|
|
|
.name(name() + ".swap_context")
|
2004-06-10 07:02:33 +02:00
|
|
|
.desc("number of times the context was actually changed")
|
|
|
|
;
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2006-03-04 21:18:40 +01:00
|
|
|
Statistics::setIdleProcess(Addr idlepcbb, ExecContext *xc)
|
2004-08-20 17:35:31 +02:00
|
|
|
{
|
2004-09-03 20:12:59 +02:00
|
|
|
assert(themode == kernel || themode == interrupt);
|
2004-08-20 17:35:31 +02:00
|
|
|
idleProcess = idlepcbb;
|
|
|
|
themode = idle;
|
2006-03-04 21:18:40 +01:00
|
|
|
changeMode(themode, xc);
|
2004-08-20 17:35:31 +02:00
|
|
|
}
|
2004-06-10 07:02:33 +02:00
|
|
|
|
|
|
|
void
|
2006-03-04 21:18:40 +01:00
|
|
|
Statistics::changeMode(cpu_mode newmode, ExecContext *xc)
|
2004-08-20 17:35:31 +02:00
|
|
|
{
|
|
|
|
_mode[newmode]++;
|
2004-06-10 07:02:33 +02:00
|
|
|
|
2004-08-20 17:35:31 +02:00
|
|
|
if (newmode == themode)
|
|
|
|
return;
|
2004-06-10 07:02:33 +02:00
|
|
|
|
2004-08-20 17:35:31 +02:00
|
|
|
DPRINTF(Context, "old mode=%-8s new mode=%-8s\n",
|
|
|
|
modestr[themode], modestr[newmode]);
|
2004-06-10 07:02:33 +02:00
|
|
|
|
2004-08-20 17:35:31 +02:00
|
|
|
_modeGood[newmode]++;
|
|
|
|
_modeTicks[themode] += curTick - lastModeTick;
|
2004-06-10 07:02:33 +02:00
|
|
|
|
2006-03-04 21:18:40 +01:00
|
|
|
xc->getSystemPtr()->kernelBinning->changeMode(newmode);
|
2004-06-10 07:02:33 +02:00
|
|
|
|
2004-08-20 17:35:31 +02:00
|
|
|
lastModeTick = curTick;
|
|
|
|
themode = newmode;
|
|
|
|
}
|
2004-06-10 07:02:33 +02:00
|
|
|
|
|
|
|
void
|
2004-08-20 17:35:31 +02:00
|
|
|
Statistics::swpipl(int ipl)
|
2004-06-10 07:02:33 +02:00
|
|
|
{
|
|
|
|
assert(ipl >= 0 && ipl <= 0x1f && "invalid IPL\n");
|
|
|
|
|
|
|
|
_iplCount[ipl]++;
|
|
|
|
|
|
|
|
if (ipl == iplLast)
|
|
|
|
return;
|
|
|
|
|
|
|
|
_iplGood[ipl]++;
|
|
|
|
_iplTicks[iplLast] += curTick - iplLastTick;
|
|
|
|
iplLastTick = curTick;
|
|
|
|
iplLast = ipl;
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2006-03-04 21:18:40 +01:00
|
|
|
Statistics::mode(cpu_mode newmode, ExecContext *xc)
|
2004-06-10 07:02:33 +02:00
|
|
|
{
|
Changes to put all the misc regs within the misc reg file. This includes the FPCR, Uniq, lock flag, lock addr, and IPRs.
They are now accessed by calling readMiscReg()/setMiscReg() on the XC. Old IPR accesses are supported by using readMiscRegWithEffect() and setMiscRegWithEffect() (names may change in the future).
arch/alpha/alpha_memory.cc:
Change accesses to IPR to go through the XC.
arch/alpha/ev5.cc:
Change accesses for IPRs to go through the misc regs.
arch/alpha/isa/decoder.isa:
Change accesses to IPRs to go through the misc regs. readIpr() and setIpr() are now changed to calls to readMiscRegWithEffect() and setMiscRegWithEffect().
arch/alpha/isa/fp.isa:
Change accesses to IPRs and Fpcr to go through the misc regs.
arch/alpha/isa/main.isa:
Add support for all misc regs being accessed through readMiscReg() and setMiscReg(). Instead of readUniq and readFpcr, they are replaced by calls with Uniq_DepTag and Fpcr_DepTag passed in as the register index.
arch/alpha/isa_traits.hh:
Change the MiscRegFile to a class that handles all accesses to MiscRegs, which in Alpha include the FPCR, Uniq, Lock Addr, Lock Flag, and IPRs.
Two flavors of accesses are supported: normal register reads/writes, and reads/writes with effect. The latter are basically the original read/write IPR functions, while the former are normal reads/writes.
The lock flag and lock addr registers are added to the dependence tags in order to support being accessed through the misc regs.
arch/alpha/stacktrace.cc:
cpu/simple/cpu.cc:
dev/sinic.cc:
Change accesses to the IPRs to go through the XC.
arch/alpha/vtophys.cc:
Change access to the IPR to go through the XC.
arch/isa_parser.py:
Change generation of code for control registers to use the readMiscReg and setMiscReg functions.
base/remote_gdb.cc:
Change accesses to the IPR to go through the XC.
cpu/exec_context.hh:
Use the miscRegs to access the lock addr, lock flag, and other misc registers.
cpu/o3/alpha_cpu.hh:
cpu/simple/cpu.hh:
Support interface for reading and writing misc registers, which replaces readUniq, readFpcr, readIpr, and their set functions.
cpu/o3/alpha_cpu_impl.hh:
Change accesses to the IPRs to go through the miscRegs.
For now comment out some of the accesses to the misc regs until the proxy exec context is completed.
cpu/o3/alpha_dyn_inst.hh:
Change accesses to misc regs to use readMiscReg and setMiscReg.
cpu/o3/alpha_dyn_inst_impl.hh:
Remove old misc reg accessors.
cpu/o3/cpu.cc:
Comment out old misc reg accesses until the proxy exec context is completed.
cpu/o3/cpu.hh:
Change accesses to the misc regs.
cpu/o3/regfile.hh:
Remove old access methods for the misc regs, replace them with readMiscReg and setMiscReg. They are dummy functions for now until the proxy exec context is completed.
kern/kernel_stats.cc:
kern/system_events.cc:
Have accesses to the IPRs go through the XC.
kern/tru64/tru64.hh:
Have accesses to the misc regs use the new access methods.
--HG--
extra : convert_revision : e32e0a3fe99522e17294bbe106ff5591cb1a9d76
2006-02-27 17:44:35 +01:00
|
|
|
Addr pcbb = xc->readMiscReg(AlphaISA::IPR_PALtemp23);
|
2004-06-10 07:02:33 +02:00
|
|
|
|
2004-09-03 20:12:59 +02:00
|
|
|
if ((newmode == kernel || newmode == interrupt) &&
|
|
|
|
pcbb == idleProcess)
|
2004-08-20 17:35:31 +02:00
|
|
|
newmode = idle;
|
2004-06-10 07:02:33 +02:00
|
|
|
|
2004-09-03 20:12:59 +02:00
|
|
|
if (bin_int == false && newmode == interrupt)
|
|
|
|
newmode = kernel;
|
|
|
|
|
2006-03-04 21:18:40 +01:00
|
|
|
changeMode(newmode, xc);
|
2004-08-20 17:35:31 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2006-03-04 21:18:40 +01:00
|
|
|
Statistics::context(Addr oldpcbb, Addr newpcbb, ExecContext *xc)
|
2004-08-20 17:35:31 +02:00
|
|
|
{
|
|
|
|
assert(themode != user);
|
|
|
|
|
|
|
|
_swap_context++;
|
2006-03-04 21:18:40 +01:00
|
|
|
changeMode(newpcbb == idleProcess ? idle : kernel, xc);
|
2004-06-10 07:02:33 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2006-03-04 21:18:40 +01:00
|
|
|
Statistics::callpal(int code, ExecContext *xc)
|
2004-06-10 07:02:33 +02:00
|
|
|
{
|
|
|
|
if (!PAL::name(code))
|
|
|
|
return;
|
|
|
|
|
|
|
|
_callpal[code]++;
|
|
|
|
|
|
|
|
switch (code) {
|
2004-08-20 17:35:31 +02:00
|
|
|
case PAL::callsys: {
|
2006-03-04 21:18:40 +01:00
|
|
|
int number = xc->readIntReg(0);
|
2004-08-20 17:35:31 +02:00
|
|
|
if (SystemCalls<Tru64>::validSyscallNumber(number)) {
|
|
|
|
int cvtnum = SystemCalls<Tru64>::convert(number);
|
|
|
|
_syscall[cvtnum]++;
|
|
|
|
}
|
|
|
|
} break;
|
|
|
|
|
|
|
|
case PAL::swpctx:
|
2006-03-04 21:18:40 +01:00
|
|
|
if (xc->getSystemPtr()->kernelBinning)
|
|
|
|
xc->getSystemPtr()->kernelBinning->palSwapContext(xc);
|
2004-06-10 07:02:33 +02:00
|
|
|
break;
|
|
|
|
}
|
2004-08-20 17:35:31 +02:00
|
|
|
}
|
2004-06-10 07:02:33 +02:00
|
|
|
|
2004-08-20 17:35:31 +02:00
|
|
|
void
|
|
|
|
Statistics::serialize(ostream &os)
|
|
|
|
{
|
|
|
|
int exemode = themode;
|
|
|
|
SERIALIZE_SCALAR(exemode);
|
2004-10-02 18:34:54 +02:00
|
|
|
SERIALIZE_SCALAR(idleProcess);
|
2004-10-02 18:43:59 +02:00
|
|
|
SERIALIZE_SCALAR(iplLast);
|
|
|
|
SERIALIZE_SCALAR(iplLastTick);
|
|
|
|
SERIALIZE_SCALAR(lastModeTick);
|
2004-08-20 17:35:31 +02:00
|
|
|
}
|
2004-06-10 07:02:33 +02:00
|
|
|
|
2004-08-20 17:35:31 +02:00
|
|
|
void
|
|
|
|
Statistics::unserialize(Checkpoint *cp, const string §ion)
|
|
|
|
{
|
|
|
|
int exemode;
|
|
|
|
UNSERIALIZE_SCALAR(exemode);
|
2004-10-02 18:34:54 +02:00
|
|
|
UNSERIALIZE_SCALAR(idleProcess);
|
2004-10-02 18:43:59 +02:00
|
|
|
UNSERIALIZE_SCALAR(iplLast);
|
|
|
|
UNSERIALIZE_SCALAR(iplLastTick);
|
|
|
|
UNSERIALIZE_SCALAR(lastModeTick);
|
2004-08-20 17:35:31 +02:00
|
|
|
themode = (cpu_mode)exemode;
|
2004-06-10 07:02:33 +02:00
|
|
|
}
|
2004-08-20 17:35:31 +02:00
|
|
|
|
|
|
|
/* end namespace Kernel */ }
|