2015-11-16 12:08:57 +01:00
|
|
|
Redirecting stdout to build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/simple-timing/simout
|
|
|
|
|
Redirecting stderr to build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/simple-timing/simerr
|
2012-01-25 18:19:50 +01:00
|
|
|
gem5 Simulator System. http://gem5.org
|
|
|
|
|
gem5 is copyrighted software; use the --copyright option for details.
|
2008-07-22 23:00:18 +02:00
|
|
|
|
2015-11-16 12:08:57 +01:00
|
|
|
gem5 compiled Nov 15 2015 15:07:43
|
|
|
|
|
gem5 started Nov 15 2015 15:08:11
|
|
|
|
|
gem5 executing on ribera.cs.wisc.edu, pid 7750
|
|
|
|
|
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/simple-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/simple-timing
|
|
|
|
|
|
2008-07-22 23:00:18 +02:00
|
|
|
Global frequency set at 1000000000000 ticks per second
|
2008-11-06 17:11:42 +01:00
|
|
|
info: Entering event queue @ 0. Starting simulation...
|
2007-04-09 09:52:15 +02:00
|
|
|
Begining test of difficult SPARC instructions...
|
|
|
|
|
LDSTUB: Passed
|
|
|
|
|
SWAP: Passed
|
|
|
|
|
CAS FAIL: Passed
|
|
|
|
|
CAS WORK: Passed
|
|
|
|
|
CASX FAIL: Passed
|
|
|
|
|
CASX WORK: Passed
|
|
|
|
|
LDTX: Passed
|
|
|
|
|
LDTW: Passed
|
|
|
|
|
STTW: Passed
|
|
|
|
|
Done
|
2015-11-16 12:08:57 +01:00
|
|
|
Exiting @ tick 44282500 because target called exit()
|
