2006-07-19 22:07:25 +02:00
|
|
|
|
|
|
|
|
---------- Begin Simulation Statistics ----------
|
2006-10-07 18:58:37 +02:00
|
|
|
host_inst_rate 618043 # Simulator instruction rate (inst/s)
|
|
|
|
|
host_mem_usage 159232 # Number of bytes of host memory used
|
|
|
|
|
host_seconds 0.81 # Real time elapsed on the host
|
|
|
|
|
host_tick_rate 843177 # Simulator tick rate (ticks/s)
|
2006-07-19 22:07:25 +02:00
|
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
|
|
|
sim_insts 500000 # Number of instructions simulated
|
|
|
|
|
sim_seconds 0.000001 # Number of seconds simulated
|
2006-10-07 18:58:37 +02:00
|
|
|
sim_ticks 682488 # Number of ticks simulated
|
|
|
|
|
system.cpu.dcache.ReadReq_accesses 124435 # number of ReadReq accesses(hits+misses)
|
|
|
|
|
system.cpu.dcache.ReadReq_avg_miss_latency 3 # average ReadReq miss latency
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2 # average ReadReq mshr miss latency
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.ReadReq_hits 124120 # number of ReadReq hits
|
|
|
|
|
system.cpu.dcache.ReadReq_miss_latency 945 # number of ReadReq miss cycles
|
|
|
|
|
system.cpu.dcache.ReadReq_miss_rate 0.002531 # miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_misses 315 # number of ReadReq misses
|
|
|
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency 630 # number of ReadReq MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate 0.002531 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_mshr_misses 315 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.dcache.WriteReq_accesses 56340 # number of WriteReq accesses(hits+misses)
|
|
|
|
|
system.cpu.dcache.WriteReq_avg_miss_latency 3 # average WriteReq miss latency
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 2 # average WriteReq mshr miss latency
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.WriteReq_hits 56201 # number of WriteReq hits
|
2006-08-21 21:09:17 +02:00
|
|
|
system.cpu.dcache.WriteReq_miss_latency 417 # number of WriteReq miss cycles
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.WriteReq_miss_rate 0.002467 # miss rate for WriteReq accesses
|
|
|
|
|
system.cpu.dcache.WriteReq_misses 139 # number of WriteReq misses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency 278 # number of WriteReq MSHR miss cycles
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate 0.002467 # mshr miss rate for WriteReq accesses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.WriteReq_mshr_misses 139 # number of WriteReq MSHR misses
|
|
|
|
|
system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.dcache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.avg_refs 397.182819 # Average number of references to valid blocks.
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.blocked_no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked_no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.demand_accesses 180775 # number of demand (read+write) accesses
|
|
|
|
|
system.cpu.dcache.demand_avg_miss_latency 3 # average overall miss latency
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency 2 # average overall mshr miss latency
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.demand_hits 180321 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.dcache.demand_miss_latency 1362 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.dcache.demand_miss_rate 0.002511 # miss rate for demand accesses
|
|
|
|
|
system.cpu.dcache.demand_misses 454 # number of demand (read+write) misses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.demand_mshr_miss_latency 908 # number of demand (read+write) MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.demand_mshr_miss_rate 0.002511 # mshr miss rate for demand accesses
|
|
|
|
|
system.cpu.dcache.demand_mshr_misses 454 # number of demand (read+write) MSHR misses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
|
|
|
|
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
|
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.overall_accesses 180775 # number of overall (read+write) accesses
|
|
|
|
|
system.cpu.dcache.overall_avg_miss_latency 3 # average overall miss latency
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency 2 # average overall mshr miss latency
|
|
|
|
|
system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.overall_hits 180321 # number of overall hits
|
|
|
|
|
system.cpu.dcache.overall_miss_latency 1362 # number of overall miss cycles
|
|
|
|
|
system.cpu.dcache.overall_miss_rate 0.002511 # miss rate for overall accesses
|
|
|
|
|
system.cpu.dcache.overall_misses 454 # number of overall misses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.overall_mshr_miss_latency 908 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.overall_mshr_miss_rate 0.002511 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.dcache.overall_mshr_misses 454 # number of overall MSHR misses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
|
|
|
|
|
system.cpu.dcache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
|
|
|
|
|
system.cpu.dcache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
|
|
|
|
|
system.cpu.dcache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
|
|
|
|
|
system.cpu.dcache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
|
|
|
|
|
system.cpu.dcache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
|
|
|
|
|
system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
|
|
|
|
|
system.cpu.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
|
|
|
|
|
system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
|
|
|
|
|
system.cpu.dcache.replacements 0 # number of replacements
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.sampled_refs 454 # Sample count of references to valid blocks.
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.dcache.tagsinuse 291.968600 # Cycle average of tags in use
|
|
|
|
|
system.cpu.dcache.total_refs 180321 # Total number of references to valid blocks.
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.dcache.writebacks 0 # number of writebacks
|
|
|
|
|
system.cpu.icache.ReadReq_accesses 500000 # number of ReadReq accesses(hits+misses)
|
2006-08-21 21:09:17 +02:00
|
|
|
system.cpu.icache.ReadReq_avg_miss_latency 3 # average ReadReq miss latency
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency 2 # average ReadReq mshr miss latency
|
|
|
|
|
system.cpu.icache.ReadReq_hits 499597 # number of ReadReq hits
|
2006-08-21 21:09:17 +02:00
|
|
|
system.cpu.icache.ReadReq_miss_latency 1209 # number of ReadReq miss cycles
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.icache.ReadReq_miss_rate 0.000806 # miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.icache.ReadReq_misses 403 # number of ReadReq misses
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_miss_latency 806 # number of ReadReq MSHR miss cycles
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_miss_rate 0.000806 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_misses 403 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.icache.avg_refs 1239.694789 # Average number of references to valid blocks.
|
|
|
|
|
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
|
|
|
|
system.cpu.icache.demand_accesses 500000 # number of demand (read+write) accesses
|
2006-08-21 21:09:17 +02:00
|
|
|
system.cpu.icache.demand_avg_miss_latency 3 # average overall miss latency
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.icache.demand_avg_mshr_miss_latency 2 # average overall mshr miss latency
|
|
|
|
|
system.cpu.icache.demand_hits 499597 # number of demand (read+write) hits
|
2006-08-21 21:09:17 +02:00
|
|
|
system.cpu.icache.demand_miss_latency 1209 # number of demand (read+write) miss cycles
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.icache.demand_miss_rate 0.000806 # miss rate for demand accesses
|
|
|
|
|
system.cpu.icache.demand_misses 403 # number of demand (read+write) misses
|
|
|
|
|
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
|
|
|
|
system.cpu.icache.demand_mshr_miss_latency 806 # number of demand (read+write) MSHR miss cycles
|
|
|
|
|
system.cpu.icache.demand_mshr_miss_rate 0.000806 # mshr miss rate for demand accesses
|
|
|
|
|
system.cpu.icache.demand_mshr_misses 403 # number of demand (read+write) MSHR misses
|
|
|
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
|
|
|
|
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
|
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
|
|
|
system.cpu.icache.overall_accesses 500000 # number of overall (read+write) accesses
|
2006-08-21 21:09:17 +02:00
|
|
|
system.cpu.icache.overall_avg_miss_latency 3 # average overall miss latency
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.icache.overall_avg_mshr_miss_latency 2 # average overall mshr miss latency
|
|
|
|
|
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
|
|
|
|
|
system.cpu.icache.overall_hits 499597 # number of overall hits
|
2006-08-21 21:09:17 +02:00
|
|
|
system.cpu.icache.overall_miss_latency 1209 # number of overall miss cycles
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.icache.overall_miss_rate 0.000806 # miss rate for overall accesses
|
|
|
|
|
system.cpu.icache.overall_misses 403 # number of overall misses
|
|
|
|
|
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
|
|
|
system.cpu.icache.overall_mshr_miss_latency 806 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.icache.overall_mshr_miss_rate 0.000806 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.icache.overall_mshr_misses 403 # number of overall MSHR misses
|
|
|
|
|
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
|
|
|
|
|
system.cpu.icache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
|
|
|
|
|
system.cpu.icache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
|
|
|
|
|
system.cpu.icache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
|
|
|
|
|
system.cpu.icache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
|
|
|
|
|
system.cpu.icache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
|
|
|
|
|
system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
|
|
|
|
|
system.cpu.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
|
|
|
|
|
system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
|
|
|
|
|
system.cpu.icache.replacements 0 # number of replacements
|
|
|
|
|
system.cpu.icache.sampled_refs 403 # Sample count of references to valid blocks.
|
|
|
|
|
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.icache.tagsinuse 268.423238 # Cycle average of tags in use
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.icache.total_refs 499597 # Total number of references to valid blocks.
|
|
|
|
|
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.icache.writebacks 0 # number of writebacks
|
2006-07-22 21:50:39 +02:00
|
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.ReadReq_accesses 857 # number of ReadReq accesses(hits+misses)
|
|
|
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency 2 # average ReadReq miss latency
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 1 # average ReadReq mshr miss latency
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.ReadReq_miss_latency 1714 # number of ReadReq miss cycles
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.ReadReq_miss_rate 1 # miss rate for ReadReq accesses
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.ReadReq_misses 857 # number of ReadReq misses
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency 857 # number of ReadReq MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate 1 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_misses 857 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.l2cache.WriteReq_accesses 165 # number of WriteReq accesses(hits+misses)
|
|
|
|
|
system.cpu.l2cache.WriteReq_hits 165 # number of WriteReq hits
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.avg_refs 0.192532 # Average number of references to valid blocks.
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.demand_accesses 1022 # number of demand (read+write) accesses
|
|
|
|
|
system.cpu.l2cache.demand_avg_miss_latency 2 # average overall miss latency
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency 1 # average overall mshr miss latency
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.demand_hits 165 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.l2cache.demand_miss_latency 1714 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.l2cache.demand_miss_rate 0.838552 # miss rate for demand accesses
|
|
|
|
|
system.cpu.l2cache.demand_misses 857 # number of demand (read+write) misses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.demand_mshr_miss_latency 857 # number of demand (read+write) MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.demand_mshr_miss_rate 0.838552 # mshr miss rate for demand accesses
|
|
|
|
|
system.cpu.l2cache.demand_mshr_misses 857 # number of demand (read+write) MSHR misses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
|
|
|
|
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
|
|
|
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.overall_accesses 1022 # number of overall (read+write) accesses
|
|
|
|
|
system.cpu.l2cache.overall_avg_miss_latency 2 # average overall miss latency
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency 1 # average overall mshr miss latency
|
|
|
|
|
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.overall_hits 165 # number of overall hits
|
|
|
|
|
system.cpu.l2cache.overall_miss_latency 1714 # number of overall miss cycles
|
|
|
|
|
system.cpu.l2cache.overall_miss_rate 0.838552 # miss rate for overall accesses
|
|
|
|
|
system.cpu.l2cache.overall_misses 857 # number of overall misses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.overall_mshr_miss_latency 857 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.overall_mshr_miss_rate 0.838552 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.l2cache.overall_mshr_misses 857 # number of overall MSHR misses
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.l2cache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
|
|
|
|
|
system.cpu.l2cache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
|
|
|
|
|
system.cpu.l2cache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
|
|
|
|
|
system.cpu.l2cache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
|
|
|
|
|
system.cpu.l2cache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
|
|
|
|
|
system.cpu.l2cache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
|
|
|
|
|
system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
|
|
|
|
|
system.cpu.l2cache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
|
|
|
|
|
system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
|
|
|
|
|
system.cpu.l2cache.replacements 0 # number of replacements
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.sampled_refs 857 # Sample count of references to valid blocks.
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2006-10-07 18:58:37 +02:00
|
|
|
system.cpu.l2cache.tagsinuse 560.393094 # Cycle average of tags in use
|
|
|
|
|
system.cpu.l2cache.total_refs 165 # Total number of references to valid blocks.
|
2006-08-18 06:17:21 +02:00
|
|
|
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.l2cache.writebacks 0 # number of writebacks
|
2006-07-22 21:50:39 +02:00
|
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
|
|
|
system.cpu.numCycles 0 # number of cpu cycles simulated
|
|
|
|
|
system.cpu.num_insts 500000 # Number of instructions executed
|
|
|
|
|
system.cpu.num_refs 182203 # Number of memory references
|
2006-08-17 00:48:15 +02:00
|
|
|
system.cpu.workload.PROG:num_syscalls 18 # Number of system calls
|
2006-07-19 22:07:25 +02:00
|
|
|
|
|
|
|
|
---------- End Simulation Statistics ----------
|
