2010-03-22 05:22:20 +01:00
|
|
|
# Copyright (c) 2009 Advanced Micro Devices, Inc.
|
|
|
|
# All rights reserved.
|
|
|
|
#
|
|
|
|
# Redistribution and use in source and binary forms, with or without
|
|
|
|
# modification, are permitted provided that the following conditions are
|
|
|
|
# met: redistributions of source code must retain the above copyright
|
|
|
|
# notice, this list of conditions and the following disclaimer;
|
|
|
|
# redistributions in binary form must reproduce the above copyright
|
|
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
|
|
# documentation and/or other materials provided with the distribution;
|
|
|
|
# neither the name of the copyright holders nor the names of its
|
|
|
|
# contributors may be used to endorse or promote products derived from
|
|
|
|
# this software without specific prior written permission.
|
|
|
|
#
|
|
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
#
|
|
|
|
# Authors: Steve Reinhardt
|
|
|
|
# Brad Beckmann
|
|
|
|
|
2010-01-30 05:29:17 +01:00
|
|
|
from m5.params import *
|
2012-09-10 19:21:01 +02:00
|
|
|
from ClockedObject import ClockedObject
|
2014-11-06 12:42:21 +01:00
|
|
|
from SimpleMemory import *
|
2010-01-30 05:29:17 +01:00
|
|
|
|
2012-09-10 19:21:01 +02:00
|
|
|
class RubySystem(ClockedObject):
|
2010-01-30 05:29:17 +01:00
|
|
|
type = 'RubySystem'
|
2012-11-02 17:32:01 +01:00
|
|
|
cxx_header = "mem/ruby/system/System.hh"
|
2010-01-30 05:29:17 +01:00
|
|
|
random_seed = Param.Int(1234, "random seed used by the simulation");
|
|
|
|
randomization = Param.Bool(False,
|
|
|
|
"insert random delays on message enqueue times");
|
2013-02-11 04:43:07 +01:00
|
|
|
block_size_bytes = Param.UInt32(64,
|
2010-01-30 05:29:17 +01:00
|
|
|
"default cache block size; must be a power of two");
|
2014-11-06 12:42:21 +01:00
|
|
|
memory_size_bits = Param.UInt32(64,
|
|
|
|
"number of bits that a memory address requires");
|
2014-01-10 23:19:47 +01:00
|
|
|
|
|
|
|
# Profiler related configuration variables
|
|
|
|
hot_lines = Param.Bool(False, "")
|
|
|
|
all_instructions = Param.Bool(False, "")
|
|
|
|
num_of_sequencers = Param.Int("")
|
2014-11-06 12:42:21 +01:00
|
|
|
phys_mem = Param.SimpleMemory(NULL, "")
|
2015-02-26 16:58:26 +01:00
|
|
|
|
|
|
|
access_backing_store = Param.Bool(False, "Use phys_mem as the functional \
|
|
|
|
store and only use ruby for timing.")
|